224 lines
8.4 KiB
C
224 lines
8.4 KiB
C
/*
|
|
* QEMU CXL Component
|
|
*
|
|
* Copyright (c) 2020 Intel
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL, version 2. See the
|
|
* COPYING file in the top-level directory.
|
|
*/
|
|
|
|
#ifndef CXL_COMPONENT_H
|
|
#define CXL_COMPONENT_H
|
|
|
|
/* CXL 2.0 - 8.2.4 */
|
|
#define CXL2_COMPONENT_IO_REGION_SIZE 0x1000
|
|
#define CXL2_COMPONENT_CM_REGION_SIZE 0x1000
|
|
#define CXL2_COMPONENT_BLOCK_SIZE 0x10000
|
|
|
|
#include "qemu/compiler.h"
|
|
#include "qemu/range.h"
|
|
#include "qemu/typedefs.h"
|
|
#include "hw/register.h"
|
|
|
|
enum reg_type {
|
|
CXL2_DEVICE,
|
|
CXL2_TYPE3_DEVICE,
|
|
CXL2_LOGICAL_DEVICE,
|
|
CXL2_ROOT_PORT,
|
|
CXL2_UPSTREAM_PORT,
|
|
CXL2_DOWNSTREAM_PORT
|
|
};
|
|
|
|
/*
|
|
* Capability registers are defined at the top of the CXL.cache/mem region and
|
|
* are packed. For our purposes we will always define the caps in the same
|
|
* order.
|
|
* CXL 2.0 - 8.2.5 Table 142 for details.
|
|
*/
|
|
|
|
/* CXL 2.0 - 8.2.5.1 */
|
|
REG32(CXL_CAPABILITY_HEADER, 0)
|
|
FIELD(CXL_CAPABILITY_HEADER, ID, 0, 16)
|
|
FIELD(CXL_CAPABILITY_HEADER, VERSION, 16, 4)
|
|
FIELD(CXL_CAPABILITY_HEADER, CACHE_MEM_VERSION, 20, 4)
|
|
FIELD(CXL_CAPABILITY_HEADER, ARRAY_SIZE, 24, 8)
|
|
|
|
#define CXLx_CAPABILITY_HEADER(type, offset) \
|
|
REG32(CXL_##type##_CAPABILITY_HEADER, offset) \
|
|
FIELD(CXL_##type##_CAPABILITY_HEADER, ID, 0, 16) \
|
|
FIELD(CXL_##type##_CAPABILITY_HEADER, VERSION, 16, 4) \
|
|
FIELD(CXL_##type##_CAPABILITY_HEADER, PTR, 20, 12)
|
|
CXLx_CAPABILITY_HEADER(RAS, 0x4)
|
|
CXLx_CAPABILITY_HEADER(LINK, 0x8)
|
|
CXLx_CAPABILITY_HEADER(HDM, 0xc)
|
|
CXLx_CAPABILITY_HEADER(EXTSEC, 0x10)
|
|
CXLx_CAPABILITY_HEADER(SNOOP, 0x14)
|
|
|
|
/*
|
|
* Capability structures contain the actual registers that the CXL component
|
|
* implements. Some of these are specific to certain types of components, but
|
|
* this implementation leaves enough space regardless.
|
|
*/
|
|
/* 8.2.5.9 - CXL RAS Capability Structure */
|
|
|
|
/* Give ample space for caps before this */
|
|
#define CXL_RAS_REGISTERS_OFFSET 0x80
|
|
#define CXL_RAS_REGISTERS_SIZE 0x58
|
|
REG32(CXL_RAS_UNC_ERR_STATUS, CXL_RAS_REGISTERS_OFFSET)
|
|
REG32(CXL_RAS_UNC_ERR_MASK, CXL_RAS_REGISTERS_OFFSET + 0x4)
|
|
REG32(CXL_RAS_UNC_ERR_SEVERITY, CXL_RAS_REGISTERS_OFFSET + 0x8)
|
|
REG32(CXL_RAS_COR_ERR_STATUS, CXL_RAS_REGISTERS_OFFSET + 0xc)
|
|
REG32(CXL_RAS_COR_ERR_MASK, CXL_RAS_REGISTERS_OFFSET + 0x10)
|
|
REG32(CXL_RAS_ERR_CAP_CTRL, CXL_RAS_REGISTERS_OFFSET + 0x14)
|
|
/* Offset 0x18 - 0x58 reserved for RAS logs */
|
|
|
|
/* 8.2.5.10 - CXL Security Capability Structure */
|
|
#define CXL_SEC_REGISTERS_OFFSET \
|
|
(CXL_RAS_REGISTERS_OFFSET + CXL_RAS_REGISTERS_SIZE)
|
|
#define CXL_SEC_REGISTERS_SIZE 0 /* We don't implement 1.1 downstream ports */
|
|
|
|
/* 8.2.5.11 - CXL Link Capability Structure */
|
|
#define CXL_LINK_REGISTERS_OFFSET \
|
|
(CXL_SEC_REGISTERS_OFFSET + CXL_SEC_REGISTERS_SIZE)
|
|
#define CXL_LINK_REGISTERS_SIZE 0x38
|
|
|
|
/* 8.2.5.12 - CXL HDM Decoder Capability Structure */
|
|
#define HDM_DECODE_MAX 10 /* 8.2.5.12.1 */
|
|
#define CXL_HDM_REGISTERS_OFFSET \
|
|
(CXL_LINK_REGISTERS_OFFSET + CXL_LINK_REGISTERS_SIZE)
|
|
#define CXL_HDM_REGISTERS_SIZE (0x10 + 0x20 * HDM_DECODE_MAX)
|
|
#define HDM_DECODER_INIT(n) \
|
|
REG32(CXL_HDM_DECODER##n##_BASE_LO, \
|
|
CXL_HDM_REGISTERS_OFFSET + (0x20 * n) + 0x10) \
|
|
FIELD(CXL_HDM_DECODER##n##_BASE_LO, L, 28, 4) \
|
|
REG32(CXL_HDM_DECODER##n##_BASE_HI, \
|
|
CXL_HDM_REGISTERS_OFFSET + (0x20 * n) + 0x14) \
|
|
REG32(CXL_HDM_DECODER##n##_SIZE_LO, \
|
|
CXL_HDM_REGISTERS_OFFSET + (0x20 * n) + 0x18) \
|
|
REG32(CXL_HDM_DECODER##n##_SIZE_HI, \
|
|
CXL_HDM_REGISTERS_OFFSET + (0x20 * n) + 0x1C) \
|
|
REG32(CXL_HDM_DECODER##n##_CTRL, \
|
|
CXL_HDM_REGISTERS_OFFSET + (0x20 * n) + 0x20) \
|
|
FIELD(CXL_HDM_DECODER##n##_CTRL, IG, 0, 4) \
|
|
FIELD(CXL_HDM_DECODER##n##_CTRL, IW, 4, 4) \
|
|
FIELD(CXL_HDM_DECODER##n##_CTRL, LOCK_ON_COMMIT, 8, 1) \
|
|
FIELD(CXL_HDM_DECODER##n##_CTRL, COMMIT, 9, 1) \
|
|
FIELD(CXL_HDM_DECODER##n##_CTRL, COMMITTED, 10, 1) \
|
|
FIELD(CXL_HDM_DECODER##n##_CTRL, ERR, 11, 1) \
|
|
FIELD(CXL_HDM_DECODER##n##_CTRL, TYPE, 12, 1) \
|
|
REG32(CXL_HDM_DECODER##n##_TARGET_LIST_LO, \
|
|
CXL_HDM_REGISTERS_OFFSET + (0x20 * n) + 0x24) \
|
|
REG32(CXL_HDM_DECODER##n##_TARGET_LIST_HI, \
|
|
CXL_HDM_REGISTERS_OFFSET + (0x20 * n) + 0x28)
|
|
|
|
REG32(CXL_HDM_DECODER_CAPABILITY, CXL_HDM_REGISTERS_OFFSET)
|
|
FIELD(CXL_HDM_DECODER_CAPABILITY, DECODER_COUNT, 0, 4)
|
|
FIELD(CXL_HDM_DECODER_CAPABILITY, TARGET_COUNT, 4, 4)
|
|
FIELD(CXL_HDM_DECODER_CAPABILITY, INTERLEAVE_256B, 8, 1)
|
|
FIELD(CXL_HDM_DECODER_CAPABILITY, INTERLEAVE_4K, 9, 1)
|
|
FIELD(CXL_HDM_DECODER_CAPABILITY, POISON_ON_ERR_CAP, 10, 1)
|
|
REG32(CXL_HDM_DECODER_GLOBAL_CONTROL, CXL_HDM_REGISTERS_OFFSET + 4)
|
|
FIELD(CXL_HDM_DECODER_GLOBAL_CONTROL, POISON_ON_ERR_EN, 0, 1)
|
|
FIELD(CXL_HDM_DECODER_GLOBAL_CONTROL, HDM_DECODER_ENABLE, 1, 1)
|
|
|
|
HDM_DECODER_INIT(0);
|
|
|
|
/* 8.2.5.13 - CXL Extended Security Capability Structure (Root complex only) */
|
|
#define EXTSEC_ENTRY_MAX 256
|
|
#define CXL_EXTSEC_REGISTERS_OFFSET \
|
|
(CXL_HDM_REGISTERS_OFFSET + CXL_HDM_REGISTERS_SIZE)
|
|
#define CXL_EXTSEC_REGISTERS_SIZE (8 * EXTSEC_ENTRY_MAX + 4)
|
|
|
|
/* 8.2.5.14 - CXL IDE Capability Structure */
|
|
#define CXL_IDE_REGISTERS_OFFSET \
|
|
(CXL_EXTSEC_REGISTERS_OFFSET + CXL_EXTSEC_REGISTERS_SIZE)
|
|
#define CXL_IDE_REGISTERS_SIZE 0x20
|
|
|
|
/* 8.2.5.15 - CXL Snoop Filter Capability Structure */
|
|
#define CXL_SNOOP_REGISTERS_OFFSET \
|
|
(CXL_IDE_REGISTERS_OFFSET + CXL_IDE_REGISTERS_SIZE)
|
|
#define CXL_SNOOP_REGISTERS_SIZE 0x8
|
|
|
|
QEMU_BUILD_BUG_MSG((CXL_SNOOP_REGISTERS_OFFSET + CXL_SNOOP_REGISTERS_SIZE) >= 0x1000,
|
|
"No space for registers");
|
|
|
|
typedef struct component_registers {
|
|
/*
|
|
* Main memory region to be registered with QEMU core.
|
|
*/
|
|
MemoryRegion component_registers;
|
|
|
|
/*
|
|
* 8.2.4 Table 141:
|
|
* 0x0000 - 0x0fff CXL.io registers
|
|
* 0x1000 - 0x1fff CXL.cache and CXL.mem
|
|
* 0x2000 - 0xdfff Implementation specific
|
|
* 0xe000 - 0xe3ff CXL ARB/MUX registers
|
|
* 0xe400 - 0xffff RSVD
|
|
*/
|
|
uint32_t io_registers[CXL2_COMPONENT_IO_REGION_SIZE >> 2];
|
|
MemoryRegion io;
|
|
|
|
uint32_t cache_mem_registers[CXL2_COMPONENT_CM_REGION_SIZE >> 2];
|
|
uint32_t cache_mem_regs_write_mask[CXL2_COMPONENT_CM_REGION_SIZE >> 2];
|
|
MemoryRegion cache_mem;
|
|
|
|
MemoryRegion impl_specific;
|
|
MemoryRegion arb_mux;
|
|
MemoryRegion rsvd;
|
|
|
|
/* special_ops is used for any component that needs any specific handling */
|
|
MemoryRegionOps *special_ops;
|
|
} ComponentRegisters;
|
|
|
|
/*
|
|
* A CXL component represents all entities in a CXL hierarchy. This includes,
|
|
* host bridges, root ports, upstream/downstream switch ports, and devices
|
|
*/
|
|
typedef struct cxl_component {
|
|
ComponentRegisters crb;
|
|
union {
|
|
struct {
|
|
Range dvsecs[CXL20_MAX_DVSEC];
|
|
uint16_t dvsec_offset;
|
|
struct PCIDevice *pdev;
|
|
};
|
|
};
|
|
} CXLComponentState;
|
|
|
|
void cxl_component_register_block_init(Object *obj,
|
|
CXLComponentState *cxl_cstate,
|
|
const char *type);
|
|
void cxl_component_register_init_common(uint32_t *reg_state,
|
|
uint32_t *write_msk,
|
|
enum reg_type type);
|
|
|
|
void cxl_component_create_dvsec(CXLComponentState *cxl_cstate,
|
|
enum reg_type cxl_dev_type, uint16_t length,
|
|
uint16_t type, uint8_t rev, uint8_t *body);
|
|
|
|
static inline int cxl_decoder_count_enc(int count)
|
|
{
|
|
switch (count) {
|
|
case 1: return 0;
|
|
case 2: return 1;
|
|
case 4: return 2;
|
|
case 6: return 3;
|
|
case 8: return 4;
|
|
case 10: return 5;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
uint8_t cxl_interleave_ways_enc(int iw, Error **errp);
|
|
uint8_t cxl_interleave_granularity_enc(uint64_t gran, Error **errp);
|
|
|
|
static inline hwaddr cxl_decode_ig(int ig)
|
|
{
|
|
return 1 << (ig + 8);
|
|
}
|
|
|
|
CXLComponentState *cxl_get_hb_cstate(PCIHostState *hb);
|
|
|
|
#endif
|