OpenE2K/qemu-e2k
13
4
Fork 0
Code Issues 4 Pull Requests Projects 2 Releases Activity
0f17f6b30f
qemu-e2k/target/riscv/insn_trans
History
Weiwei Li a2464a4cec target/riscv: add support for zhinx/zhinxmin 
- update extension check REQUIRE_ZHINX_OR_ZFH and REQUIRE_ZFH_OR_ZFHMIN_OR_ZHINX_OR_ZHINXMIN
  - update half float point register read/write
  - disable nanbox_h check

Signed-off-by: Weiwei Li <liweiwei@iscas.ac.cn>
Signed-off-by: Junqiang Wang <wangjunqiang@iscas.ac.cn>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Message-Id: <20220211043920.28981-6-liweiwei@iscas.ac.cn>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2022-03-03 13:14:50 +10:00
..
trans_privileged.c.inc target/riscv: Sign extend pc for different XLEN 2022-01-21 15:52:57 +10:00
trans_rva.c.inc target/riscv: Calculate address according to XLEN 2022-01-21 15:52:57 +10:00
trans_rvb.c.inc target/riscv: fix inverted checks for ext_zb[abcs] 2022-03-03 13:14:50 +10:00
trans_rvd.c.inc target/riscv: add support for zdinx 2022-03-03 13:14:50 +10:00
trans_rvf.c.inc target/riscv: add support for zfinx 2022-03-03 13:14:50 +10:00
trans_rvh.c.inc
trans_rvi.c.inc target/riscv: access configuration through cfg_ptr in DisasContext 2022-02-16 12:24:18 +10:00
trans_rvm.c.inc target/riscv: support for 128-bit M extension 2022-01-08 15:46:10 +10:00
trans_rvv.c.inc target/riscv: access configuration through cfg_ptr in DisasContext 2022-02-16 12:24:18 +10:00
trans_rvzfh.c.inc target/riscv: add support for zhinx/zhinxmin 2022-03-03 13:14:50 +10:00
trans_svinval.c.inc target/riscv: add support for svinval extension 2022-02-16 12:25:52 +10:00
trans_xventanacondops.c.inc target/riscv: Add XVentanaCondOps custom extension 2022-02-16 12:24:18 +10:00