112a829f8f
Currently our PL080/PL081 model uses a combination of the CPU's
address space (via cpu_physical_memory_{read,write}()) and the
system address space for performing DMA accesses.
For the PL081s in the MPS FPGA images, their DMA accesses
must go via Master Security Controllers. Switch the
PL080/PL081 model to take a MemoryRegion property which
defines its downstream for making DMA accesses.
Since the PL08x are only used in two board models, we
make provision of the 'downstream' link mandatory and convert
both users at once, rather than having it be optional with
a default to the system address space.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
|
||
|---|---|---|
| .. | ||
| bcm2835_dma.c | ||
| etraxfs_dma.c | ||
| i8257.c | ||
| i82374.c | ||
| Makefile.objs | ||
| omap_dma.c | ||
| pl080.c | ||
| pl330.c | ||
| puv3_dma.c | ||
| pxa2xx_dma.c | ||
| rc4030.c | ||
| soc_dma.c | ||
| sparc32_dma.c | ||
| trace-events | ||
| xilinx_axidma.c | ||
| xlnx_dpdma.c | ||
| xlnx-zdma.c | ||
| xlnx-zynq-devcfg.c | ||