Bin Meng 1eaada8ae1 hw/riscv: sifive_u: Use SIFIVE_U_CPU for mc->default_cpu_type ... SIFIVE_U_CPU is conditionally set to SIFIVE_U34 or SIFIVE_U54, hence there is no need to use #idef to set the mc->default_cpu_type. Signed-off-by: Bin Meng <bin.meng@windriver.com> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-id: 20210109143637.29645-1-bmeng.cn@gmail.com Signed-off-by: Alistair Francis <alistair.francis@wdc.com>		2021-01-16 10:57:21 -08:00
..
boot.c	RISC-V: Place DTB at 3GB boundary instead of 4GB	2021-01-16 10:57:21 -08:00
Kconfig	hw/riscv: microchip_pfsoc: Connect the SYSREG module	2020-11-03 07:17:23 -08:00
meson.build
microchip_pfsoc.c	hw/riscv: microchip_pfsoc: add QSPI NOR flash	2020-12-17 21:56:43 -08:00
numa.c
opentitan.c	riscv/opentitan: Update the OpenTitan memory layout	2020-12-17 21:56:44 -08:00
riscv_hart.c
sifive_e.c
sifive_u.c	hw/riscv: sifive_u: Use SIFIVE_U_CPU for mc->default_cpu_type	2021-01-16 10:57:21 -08:00
spike.c	hw/riscv: Use the CPU to determine if 32-bit	2020-12-17 21:56:44 -08:00
virt.c	hw/riscv: Use the CPU to determine if 32-bit	2020-12-17 21:56:44 -08:00