e5ad936b0f
This enables acceleration for MMIO-based TPR registers accesses of 32-bit Windows guest systems. It is mostly useful with KVM enabled, either on older Intel CPUs (without flexpriority feature, can also be manually disabled for testing) or any current AMD processor. The approach introduced here is derived from the original version of qemu-kvm. It was refactored, documented, and extended by support for user space APIC emulation, both with and without KVM acceleration. The VMState format was kept compatible, so was the ABI to the option ROM that implements the guest-side para-virtualized driver service. This enables seamless migration from qemu-kvm to upstream or, one day, between KVM and TCG mode. The basic concept goes like this: - VAPIC PV interface consisting of I/O port 0x7e and (for KVM in-kernel irqchip) a vmcall hypercall is registered - VAPIC option ROM is loaded into guest - option ROM activates TPR MMIO access reporting via port 0x7e - TPR accesses are trapped and patched in the guest to call into option ROM instead, VAPIC support is enabled - option ROM TPR helpers track state in memory and invoke hypercall to poll for pending IRQs if required Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com> Signed-off-by: Avi Kivity <avi@redhat.com>
150 lines
4.7 KiB
C
150 lines
4.7 KiB
C
/*
|
|
* APIC support - internal interfaces
|
|
*
|
|
* Copyright (c) 2004-2005 Fabrice Bellard
|
|
* Copyright (c) 2011 Jan Kiszka, Siemens AG
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>
|
|
*/
|
|
#ifndef QEMU_APIC_INTERNAL_H
|
|
#define QEMU_APIC_INTERNAL_H
|
|
|
|
#include "memory.h"
|
|
#include "sysbus.h"
|
|
#include "qemu-timer.h"
|
|
|
|
/* APIC Local Vector Table */
|
|
#define APIC_LVT_TIMER 0
|
|
#define APIC_LVT_THERMAL 1
|
|
#define APIC_LVT_PERFORM 2
|
|
#define APIC_LVT_LINT0 3
|
|
#define APIC_LVT_LINT1 4
|
|
#define APIC_LVT_ERROR 5
|
|
#define APIC_LVT_NB 6
|
|
|
|
/* APIC delivery modes */
|
|
#define APIC_DM_FIXED 0
|
|
#define APIC_DM_LOWPRI 1
|
|
#define APIC_DM_SMI 2
|
|
#define APIC_DM_NMI 4
|
|
#define APIC_DM_INIT 5
|
|
#define APIC_DM_SIPI 6
|
|
#define APIC_DM_EXTINT 7
|
|
|
|
/* APIC destination mode */
|
|
#define APIC_DESTMODE_FLAT 0xf
|
|
#define APIC_DESTMODE_CLUSTER 1
|
|
|
|
#define APIC_TRIGGER_EDGE 0
|
|
#define APIC_TRIGGER_LEVEL 1
|
|
|
|
#define APIC_LVT_TIMER_PERIODIC (1<<17)
|
|
#define APIC_LVT_MASKED (1<<16)
|
|
#define APIC_LVT_LEVEL_TRIGGER (1<<15)
|
|
#define APIC_LVT_REMOTE_IRR (1<<14)
|
|
#define APIC_INPUT_POLARITY (1<<13)
|
|
#define APIC_SEND_PENDING (1<<12)
|
|
|
|
#define ESR_ILLEGAL_ADDRESS (1 << 7)
|
|
|
|
#define APIC_SV_DIRECTED_IO (1<<12)
|
|
#define APIC_SV_ENABLE (1<<8)
|
|
|
|
#define VAPIC_ENABLE_BIT 0
|
|
#define VAPIC_ENABLE_MASK (1 << VAPIC_ENABLE_BIT)
|
|
|
|
#define MAX_APICS 255
|
|
|
|
#define MSI_SPACE_SIZE 0x100000
|
|
|
|
typedef struct APICCommonState APICCommonState;
|
|
|
|
#define TYPE_APIC_COMMON "apic-common"
|
|
#define APIC_COMMON(obj) \
|
|
OBJECT_CHECK(APICCommonState, (obj), TYPE_APIC_COMMON)
|
|
#define APIC_COMMON_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(APICCommonClass, (klass), TYPE_APIC_COMMON)
|
|
#define APIC_COMMON_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(APICCommonClass, (obj), TYPE_APIC_COMMON)
|
|
|
|
typedef struct APICCommonClass
|
|
{
|
|
SysBusDeviceClass parent_class;
|
|
|
|
void (*init)(APICCommonState *s);
|
|
void (*set_base)(APICCommonState *s, uint64_t val);
|
|
void (*set_tpr)(APICCommonState *s, uint8_t val);
|
|
uint8_t (*get_tpr)(APICCommonState *s);
|
|
void (*enable_tpr_reporting)(APICCommonState *s, bool enable);
|
|
void (*vapic_base_update)(APICCommonState *s);
|
|
void (*external_nmi)(APICCommonState *s);
|
|
void (*pre_save)(APICCommonState *s);
|
|
void (*post_load)(APICCommonState *s);
|
|
} APICCommonClass;
|
|
|
|
struct APICCommonState {
|
|
SysBusDevice busdev;
|
|
MemoryRegion io_memory;
|
|
void *cpu_env;
|
|
uint32_t apicbase;
|
|
uint8_t id;
|
|
uint8_t arb_id;
|
|
uint8_t tpr;
|
|
uint32_t spurious_vec;
|
|
uint8_t log_dest;
|
|
uint8_t dest_mode;
|
|
uint32_t isr[8]; /* in service register */
|
|
uint32_t tmr[8]; /* trigger mode register */
|
|
uint32_t irr[8]; /* interrupt request register */
|
|
uint32_t lvt[APIC_LVT_NB];
|
|
uint32_t esr; /* error register */
|
|
uint32_t icr[2];
|
|
|
|
uint32_t divide_conf;
|
|
int count_shift;
|
|
uint32_t initial_count;
|
|
int64_t initial_count_load_time;
|
|
int64_t next_time;
|
|
int idx;
|
|
QEMUTimer *timer;
|
|
int64_t timer_expiry;
|
|
int sipi_vector;
|
|
int wait_for_sipi;
|
|
|
|
uint32_t vapic_control;
|
|
DeviceState *vapic;
|
|
target_phys_addr_t vapic_paddr; /* note: persistence via kvmvapic */
|
|
};
|
|
|
|
typedef struct VAPICState {
|
|
uint8_t tpr;
|
|
uint8_t isr;
|
|
uint8_t zero;
|
|
uint8_t irr;
|
|
uint8_t enabled;
|
|
} QEMU_PACKED VAPICState;
|
|
|
|
extern bool apic_report_tpr_access;
|
|
|
|
void apic_report_irq_delivered(int delivered);
|
|
bool apic_next_timer(APICCommonState *s, int64_t current_time);
|
|
void apic_enable_tpr_access_reporting(DeviceState *d, bool enable);
|
|
void apic_enable_vapic(DeviceState *d, target_phys_addr_t paddr);
|
|
void apic_poll_irq(DeviceState *d);
|
|
|
|
void vapic_report_tpr_access(DeviceState *dev, void *cpu, target_ulong ip,
|
|
TPRAccess access);
|
|
|
|
#endif /* !QEMU_APIC_INTERNAL_H */
|