97970dae53
Fixed four ufs-related coverity issues. The coverity issues and fixes are as follows 1. CID 1519042: Security issue with the rand() function Changed to use a fixed value (0xab) instead of rand() as the value for testing 2. CID 1519043: Dereference after null check Removed useless (redundant) null checks 3. CID 1519050: Out-of-bounds access issue Fix to pass an array type variable to find_first_bit and find_next_bit using DECLARE_BITMAP() 4. CID 1519051: Out-of-bounds read issue Fix incorrect range check for lun Fix coverity CID: 1519042 1519043 1519050 1519051 Signed-off-by: Jeuk Kim <jeuk20.kim@samsung.com>
588 lines
20 KiB
C
588 lines
20 KiB
C
/*
|
|
* QTest testcase for UFS
|
|
*
|
|
* Copyright (c) 2023 Samsung Electronics Co., Ltd. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0-or-later
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "qemu/module.h"
|
|
#include "qemu/units.h"
|
|
#include "libqtest.h"
|
|
#include "libqos/qgraph.h"
|
|
#include "libqos/pci.h"
|
|
#include "scsi/constants.h"
|
|
#include "include/block/ufs.h"
|
|
|
|
/* Test images sizes in Bytes */
|
|
#define TEST_IMAGE_SIZE (64 * 1024 * 1024)
|
|
/* Timeout for various operations, in seconds. */
|
|
#define TIMEOUT_SECONDS 10
|
|
/* Maximum PRD entry count */
|
|
#define MAX_PRD_ENTRY_COUNT 10
|
|
#define PRD_ENTRY_DATA_SIZE 4096
|
|
/* Constants to build upiu */
|
|
#define UTP_COMMAND_DESCRIPTOR_SIZE 4096
|
|
#define UTP_RESPONSE_UPIU_OFFSET 1024
|
|
#define UTP_PRDT_UPIU_OFFSET 2048
|
|
|
|
typedef struct QUfs QUfs;
|
|
|
|
struct QUfs {
|
|
QOSGraphObject obj;
|
|
QPCIDevice dev;
|
|
QPCIBar bar;
|
|
|
|
uint64_t utrlba;
|
|
uint64_t utmrlba;
|
|
uint64_t cmd_desc_addr;
|
|
uint64_t data_buffer_addr;
|
|
|
|
bool enabled;
|
|
};
|
|
|
|
static inline uint32_t ufs_rreg(QUfs *ufs, size_t offset)
|
|
{
|
|
return qpci_io_readl(&ufs->dev, ufs->bar, offset);
|
|
}
|
|
|
|
static inline void ufs_wreg(QUfs *ufs, size_t offset, uint32_t value)
|
|
{
|
|
qpci_io_writel(&ufs->dev, ufs->bar, offset, value);
|
|
}
|
|
|
|
static void ufs_wait_for_irq(QUfs *ufs)
|
|
{
|
|
uint64_t end_time;
|
|
uint32_t is;
|
|
/* Wait for device to reset as the linux driver does. */
|
|
end_time = g_get_monotonic_time() + TIMEOUT_SECONDS * G_TIME_SPAN_SECOND;
|
|
do {
|
|
qtest_clock_step(ufs->dev.bus->qts, 100);
|
|
is = ufs_rreg(ufs, A_IS);
|
|
} while (is == 0 && g_get_monotonic_time() < end_time);
|
|
}
|
|
|
|
static UtpTransferReqDesc ufs_build_req_utrd(uint64_t cmd_desc_addr,
|
|
uint8_t slot,
|
|
uint32_t data_direction,
|
|
uint16_t prd_table_length)
|
|
{
|
|
UtpTransferReqDesc req = { 0 };
|
|
uint64_t command_desc_base_addr =
|
|
cmd_desc_addr + slot * UTP_COMMAND_DESCRIPTOR_SIZE;
|
|
|
|
req.header.dword_0 =
|
|
cpu_to_le32(1 << 28 | data_direction | UFS_UTP_REQ_DESC_INT_CMD);
|
|
req.header.dword_2 = cpu_to_le32(UFS_OCS_INVALID_COMMAND_STATUS);
|
|
|
|
req.command_desc_base_addr_hi = cpu_to_le32(command_desc_base_addr >> 32);
|
|
req.command_desc_base_addr_lo =
|
|
cpu_to_le32(command_desc_base_addr & 0xffffffff);
|
|
req.response_upiu_offset =
|
|
cpu_to_le16(UTP_RESPONSE_UPIU_OFFSET / sizeof(uint32_t));
|
|
req.response_upiu_length = cpu_to_le16(sizeof(UtpUpiuRsp));
|
|
req.prd_table_offset = cpu_to_le16(UTP_PRDT_UPIU_OFFSET / sizeof(uint32_t));
|
|
req.prd_table_length = cpu_to_le16(prd_table_length);
|
|
return req;
|
|
}
|
|
|
|
static void ufs_send_nop_out(QUfs *ufs, uint8_t slot,
|
|
UtpTransferReqDesc *utrd_out, UtpUpiuRsp *rsp_out)
|
|
{
|
|
/* Build up utp transfer request descriptor */
|
|
UtpTransferReqDesc utrd = ufs_build_req_utrd(ufs->cmd_desc_addr, slot,
|
|
UFS_UTP_NO_DATA_TRANSFER, 0);
|
|
uint64_t utrd_addr = ufs->utrlba + slot * sizeof(UtpTransferReqDesc);
|
|
uint64_t req_upiu_addr =
|
|
ufs->cmd_desc_addr + slot * UTP_COMMAND_DESCRIPTOR_SIZE;
|
|
uint64_t rsp_upiu_addr = req_upiu_addr + UTP_RESPONSE_UPIU_OFFSET;
|
|
qtest_memwrite(ufs->dev.bus->qts, utrd_addr, &utrd, sizeof(utrd));
|
|
|
|
/* Build up request upiu */
|
|
UtpUpiuReq req_upiu = { 0 };
|
|
req_upiu.header.trans_type = UFS_UPIU_TRANSACTION_NOP_OUT;
|
|
req_upiu.header.task_tag = slot;
|
|
qtest_memwrite(ufs->dev.bus->qts, req_upiu_addr, &req_upiu,
|
|
sizeof(req_upiu));
|
|
|
|
/* Ring Doorbell */
|
|
ufs_wreg(ufs, A_UTRLDBR, 1);
|
|
ufs_wait_for_irq(ufs);
|
|
g_assert_true(FIELD_EX32(ufs_rreg(ufs, A_IS), IS, UTRCS));
|
|
ufs_wreg(ufs, A_IS, FIELD_DP32(0, IS, UTRCS, 1));
|
|
|
|
qtest_memread(ufs->dev.bus->qts, utrd_addr, utrd_out, sizeof(*utrd_out));
|
|
qtest_memread(ufs->dev.bus->qts, rsp_upiu_addr, rsp_out, sizeof(*rsp_out));
|
|
}
|
|
|
|
static void ufs_send_query(QUfs *ufs, uint8_t slot, uint8_t query_function,
|
|
uint8_t query_opcode, uint8_t idn, uint8_t index,
|
|
UtpTransferReqDesc *utrd_out, UtpUpiuRsp *rsp_out)
|
|
{
|
|
/* Build up utp transfer request descriptor */
|
|
UtpTransferReqDesc utrd = ufs_build_req_utrd(ufs->cmd_desc_addr, slot,
|
|
UFS_UTP_NO_DATA_TRANSFER, 0);
|
|
uint64_t utrd_addr = ufs->utrlba + slot * sizeof(UtpTransferReqDesc);
|
|
uint64_t req_upiu_addr =
|
|
ufs->cmd_desc_addr + slot * UTP_COMMAND_DESCRIPTOR_SIZE;
|
|
uint64_t rsp_upiu_addr = req_upiu_addr + UTP_RESPONSE_UPIU_OFFSET;
|
|
qtest_memwrite(ufs->dev.bus->qts, utrd_addr, &utrd, sizeof(utrd));
|
|
|
|
/* Build up request upiu */
|
|
UtpUpiuReq req_upiu = { 0 };
|
|
req_upiu.header.trans_type = UFS_UPIU_TRANSACTION_QUERY_REQ;
|
|
req_upiu.header.query_func = query_function;
|
|
req_upiu.header.task_tag = slot;
|
|
/*
|
|
* QEMU UFS does not currently support Write descriptor and Write attribute,
|
|
* so the value of data_segment_length is always 0.
|
|
*/
|
|
req_upiu.header.data_segment_length = 0;
|
|
req_upiu.qr.opcode = query_opcode;
|
|
req_upiu.qr.idn = idn;
|
|
req_upiu.qr.index = index;
|
|
qtest_memwrite(ufs->dev.bus->qts, req_upiu_addr, &req_upiu,
|
|
sizeof(req_upiu));
|
|
|
|
/* Ring Doorbell */
|
|
ufs_wreg(ufs, A_UTRLDBR, 1);
|
|
ufs_wait_for_irq(ufs);
|
|
g_assert_true(FIELD_EX32(ufs_rreg(ufs, A_IS), IS, UTRCS));
|
|
ufs_wreg(ufs, A_IS, FIELD_DP32(0, IS, UTRCS, 1));
|
|
|
|
qtest_memread(ufs->dev.bus->qts, utrd_addr, utrd_out, sizeof(*utrd_out));
|
|
qtest_memread(ufs->dev.bus->qts, rsp_upiu_addr, rsp_out, sizeof(*rsp_out));
|
|
}
|
|
|
|
static void ufs_send_scsi_command(QUfs *ufs, uint8_t slot, uint8_t lun,
|
|
const uint8_t *cdb, const uint8_t *data_in,
|
|
size_t data_in_len, uint8_t *data_out,
|
|
size_t data_out_len,
|
|
UtpTransferReqDesc *utrd_out,
|
|
UtpUpiuRsp *rsp_out)
|
|
|
|
{
|
|
/* Build up PRDT */
|
|
UfshcdSgEntry entries[MAX_PRD_ENTRY_COUNT] = {
|
|
0,
|
|
};
|
|
uint8_t flags;
|
|
uint16_t prd_table_length, i;
|
|
uint32_t data_direction, data_len;
|
|
uint64_t req_upiu_addr =
|
|
ufs->cmd_desc_addr + slot * UTP_COMMAND_DESCRIPTOR_SIZE;
|
|
uint64_t prdt_addr = req_upiu_addr + UTP_PRDT_UPIU_OFFSET;
|
|
|
|
g_assert_true(data_in_len < MAX_PRD_ENTRY_COUNT * PRD_ENTRY_DATA_SIZE);
|
|
g_assert_true(data_out_len < MAX_PRD_ENTRY_COUNT * PRD_ENTRY_DATA_SIZE);
|
|
if (data_in_len > 0) {
|
|
g_assert_nonnull(data_in);
|
|
data_direction = UFS_UTP_HOST_TO_DEVICE;
|
|
data_len = data_in_len;
|
|
flags = UFS_UPIU_CMD_FLAGS_WRITE;
|
|
} else if (data_out_len > 0) {
|
|
g_assert_nonnull(data_out);
|
|
data_direction = UFS_UTP_DEVICE_TO_HOST;
|
|
data_len = data_out_len;
|
|
flags = UFS_UPIU_CMD_FLAGS_READ;
|
|
} else {
|
|
data_direction = UFS_UTP_NO_DATA_TRANSFER;
|
|
data_len = 0;
|
|
flags = UFS_UPIU_CMD_FLAGS_NONE;
|
|
}
|
|
prd_table_length = DIV_ROUND_UP(data_len, PRD_ENTRY_DATA_SIZE);
|
|
|
|
qtest_memset(ufs->dev.bus->qts, ufs->data_buffer_addr, 0,
|
|
MAX_PRD_ENTRY_COUNT * PRD_ENTRY_DATA_SIZE);
|
|
if (data_in_len) {
|
|
qtest_memwrite(ufs->dev.bus->qts, ufs->data_buffer_addr, data_in,
|
|
data_in_len);
|
|
}
|
|
|
|
for (i = 0; i < prd_table_length; i++) {
|
|
entries[i].addr =
|
|
cpu_to_le64(ufs->data_buffer_addr + i * sizeof(UfshcdSgEntry));
|
|
if (i + 1 != prd_table_length) {
|
|
entries[i].size = cpu_to_le32(PRD_ENTRY_DATA_SIZE - 1);
|
|
} else {
|
|
entries[i].size = cpu_to_le32(
|
|
data_len - (PRD_ENTRY_DATA_SIZE * (prd_table_length - 1)) - 1);
|
|
}
|
|
}
|
|
qtest_memwrite(ufs->dev.bus->qts, prdt_addr, entries,
|
|
prd_table_length * sizeof(UfshcdSgEntry));
|
|
|
|
/* Build up utp transfer request descriptor */
|
|
UtpTransferReqDesc utrd = ufs_build_req_utrd(
|
|
ufs->cmd_desc_addr, slot, data_direction, prd_table_length);
|
|
uint64_t utrd_addr = ufs->utrlba + slot * sizeof(UtpTransferReqDesc);
|
|
uint64_t rsp_upiu_addr = req_upiu_addr + UTP_RESPONSE_UPIU_OFFSET;
|
|
qtest_memwrite(ufs->dev.bus->qts, utrd_addr, &utrd, sizeof(utrd));
|
|
|
|
/* Build up request upiu */
|
|
UtpUpiuReq req_upiu = { 0 };
|
|
req_upiu.header.trans_type = UFS_UPIU_TRANSACTION_COMMAND;
|
|
req_upiu.header.flags = flags;
|
|
req_upiu.header.lun = lun;
|
|
req_upiu.header.task_tag = slot;
|
|
req_upiu.sc.exp_data_transfer_len = cpu_to_be32(data_len);
|
|
memcpy(req_upiu.sc.cdb, cdb, UFS_CDB_SIZE);
|
|
qtest_memwrite(ufs->dev.bus->qts, req_upiu_addr, &req_upiu,
|
|
sizeof(req_upiu));
|
|
|
|
/* Ring Doorbell */
|
|
ufs_wreg(ufs, A_UTRLDBR, 1);
|
|
ufs_wait_for_irq(ufs);
|
|
g_assert_true(FIELD_EX32(ufs_rreg(ufs, A_IS), IS, UTRCS));
|
|
ufs_wreg(ufs, A_IS, FIELD_DP32(0, IS, UTRCS, 1));
|
|
|
|
qtest_memread(ufs->dev.bus->qts, utrd_addr, utrd_out, sizeof(*utrd_out));
|
|
qtest_memread(ufs->dev.bus->qts, rsp_upiu_addr, rsp_out, sizeof(*rsp_out));
|
|
if (data_out_len) {
|
|
qtest_memread(ufs->dev.bus->qts, ufs->data_buffer_addr, data_out,
|
|
data_out_len);
|
|
}
|
|
}
|
|
|
|
/**
|
|
* Initialize Ufs host controller and logical unit.
|
|
* After running this function, you can make a transfer request to the UFS.
|
|
*/
|
|
static void ufs_init(QUfs *ufs, QGuestAllocator *alloc)
|
|
{
|
|
uint64_t end_time;
|
|
uint32_t nutrs, nutmrs;
|
|
uint32_t hcs, is, ucmdarg2, cap;
|
|
uint32_t hce = 0, ie = 0;
|
|
UtpTransferReqDesc utrd;
|
|
UtpUpiuRsp rsp_upiu;
|
|
|
|
ufs->bar = qpci_iomap(&ufs->dev, 0, NULL);
|
|
qpci_device_enable(&ufs->dev);
|
|
|
|
/* Start host controller initialization */
|
|
hce = FIELD_DP32(hce, HCE, HCE, 1);
|
|
ufs_wreg(ufs, A_HCE, hce);
|
|
|
|
/* Wait for device to reset */
|
|
end_time = g_get_monotonic_time() + TIMEOUT_SECONDS * G_TIME_SPAN_SECOND;
|
|
do {
|
|
qtest_clock_step(ufs->dev.bus->qts, 100);
|
|
hce = FIELD_EX32(ufs_rreg(ufs, A_HCE), HCE, HCE);
|
|
} while (hce == 0 && g_get_monotonic_time() < end_time);
|
|
g_assert_cmpuint(hce, ==, 1);
|
|
|
|
/* Enable interrupt */
|
|
ie = FIELD_DP32(ie, IE, UCCE, 1);
|
|
ie = FIELD_DP32(ie, IE, UHESE, 1);
|
|
ie = FIELD_DP32(ie, IE, UHXSE, 1);
|
|
ie = FIELD_DP32(ie, IE, UPMSE, 1);
|
|
ufs_wreg(ufs, A_IE, ie);
|
|
|
|
/* Send DME_LINK_STARTUP uic command */
|
|
hcs = ufs_rreg(ufs, A_HCS);
|
|
g_assert_true(FIELD_EX32(hcs, HCS, UCRDY));
|
|
|
|
ufs_wreg(ufs, A_UCMDARG1, 0);
|
|
ufs_wreg(ufs, A_UCMDARG2, 0);
|
|
ufs_wreg(ufs, A_UCMDARG3, 0);
|
|
ufs_wreg(ufs, A_UICCMD, UFS_UIC_CMD_DME_LINK_STARTUP);
|
|
|
|
is = ufs_rreg(ufs, A_IS);
|
|
g_assert_true(FIELD_EX32(is, IS, UCCS));
|
|
ufs_wreg(ufs, A_IS, FIELD_DP32(0, IS, UCCS, 1));
|
|
|
|
ucmdarg2 = ufs_rreg(ufs, A_UCMDARG2);
|
|
g_assert_cmpuint(ucmdarg2, ==, 0);
|
|
is = ufs_rreg(ufs, A_IS);
|
|
g_assert_cmpuint(is, ==, 0);
|
|
hcs = ufs_rreg(ufs, A_HCS);
|
|
g_assert_true(FIELD_EX32(hcs, HCS, DP));
|
|
g_assert_true(FIELD_EX32(hcs, HCS, UTRLRDY));
|
|
g_assert_true(FIELD_EX32(hcs, HCS, UTMRLRDY));
|
|
g_assert_true(FIELD_EX32(hcs, HCS, UCRDY));
|
|
|
|
/* Enable all interrupt functions */
|
|
ie = FIELD_DP32(ie, IE, UTRCE, 1);
|
|
ie = FIELD_DP32(ie, IE, UEE, 1);
|
|
ie = FIELD_DP32(ie, IE, UPMSE, 1);
|
|
ie = FIELD_DP32(ie, IE, UHXSE, 1);
|
|
ie = FIELD_DP32(ie, IE, UHESE, 1);
|
|
ie = FIELD_DP32(ie, IE, UTMRCE, 1);
|
|
ie = FIELD_DP32(ie, IE, UCCE, 1);
|
|
ie = FIELD_DP32(ie, IE, DFEE, 1);
|
|
ie = FIELD_DP32(ie, IE, HCFEE, 1);
|
|
ie = FIELD_DP32(ie, IE, SBFEE, 1);
|
|
ie = FIELD_DP32(ie, IE, CEFEE, 1);
|
|
ufs_wreg(ufs, A_IE, ie);
|
|
ufs_wreg(ufs, A_UTRIACR, 0);
|
|
|
|
/* Enable tranfer request and task management request */
|
|
cap = ufs_rreg(ufs, A_CAP);
|
|
nutrs = FIELD_EX32(cap, CAP, NUTRS) + 1;
|
|
nutmrs = FIELD_EX32(cap, CAP, NUTMRS) + 1;
|
|
ufs->cmd_desc_addr =
|
|
guest_alloc(alloc, nutrs * UTP_COMMAND_DESCRIPTOR_SIZE);
|
|
ufs->data_buffer_addr =
|
|
guest_alloc(alloc, MAX_PRD_ENTRY_COUNT * PRD_ENTRY_DATA_SIZE);
|
|
ufs->utrlba = guest_alloc(alloc, nutrs * sizeof(UtpTransferReqDesc));
|
|
ufs->utmrlba = guest_alloc(alloc, nutmrs * sizeof(UtpTaskReqDesc));
|
|
|
|
ufs_wreg(ufs, A_UTRLBA, ufs->utrlba & 0xffffffff);
|
|
ufs_wreg(ufs, A_UTRLBAU, ufs->utrlba >> 32);
|
|
ufs_wreg(ufs, A_UTMRLBA, ufs->utmrlba & 0xffffffff);
|
|
ufs_wreg(ufs, A_UTMRLBAU, ufs->utmrlba >> 32);
|
|
ufs_wreg(ufs, A_UTRLRSR, 1);
|
|
ufs_wreg(ufs, A_UTMRLRSR, 1);
|
|
|
|
/* Send nop out to test transfer request */
|
|
ufs_send_nop_out(ufs, 0, &utrd, &rsp_upiu);
|
|
g_assert_cmpuint(le32_to_cpu(utrd.header.dword_2), ==, UFS_OCS_SUCCESS);
|
|
|
|
/* Set fDeviceInit flag via query request */
|
|
ufs_send_query(ufs, 0, UFS_UPIU_QUERY_FUNC_STANDARD_WRITE_REQUEST,
|
|
UFS_UPIU_QUERY_OPCODE_SET_FLAG,
|
|
UFS_QUERY_FLAG_IDN_FDEVICEINIT, 0, &utrd, &rsp_upiu);
|
|
g_assert_cmpuint(le32_to_cpu(utrd.header.dword_2), ==, UFS_OCS_SUCCESS);
|
|
|
|
/* Wait for device to reset */
|
|
end_time = g_get_monotonic_time() + TIMEOUT_SECONDS * G_TIME_SPAN_SECOND;
|
|
do {
|
|
qtest_clock_step(ufs->dev.bus->qts, 100);
|
|
ufs_send_query(ufs, 0, UFS_UPIU_QUERY_FUNC_STANDARD_READ_REQUEST,
|
|
UFS_UPIU_QUERY_OPCODE_READ_FLAG,
|
|
UFS_QUERY_FLAG_IDN_FDEVICEINIT, 0, &utrd, &rsp_upiu);
|
|
} while (be32_to_cpu(rsp_upiu.qr.value) != 0 &&
|
|
g_get_monotonic_time() < end_time);
|
|
g_assert_cmpuint(be32_to_cpu(rsp_upiu.qr.value), ==, 0);
|
|
|
|
ufs->enabled = true;
|
|
}
|
|
|
|
static void ufs_exit(QUfs *ufs, QGuestAllocator *alloc)
|
|
{
|
|
if (ufs->enabled) {
|
|
guest_free(alloc, ufs->utrlba);
|
|
guest_free(alloc, ufs->utmrlba);
|
|
guest_free(alloc, ufs->cmd_desc_addr);
|
|
guest_free(alloc, ufs->data_buffer_addr);
|
|
}
|
|
|
|
qpci_iounmap(&ufs->dev, ufs->bar);
|
|
}
|
|
|
|
static void *ufs_get_driver(void *obj, const char *interface)
|
|
{
|
|
QUfs *ufs = obj;
|
|
|
|
if (!g_strcmp0(interface, "pci-device")) {
|
|
return &ufs->dev;
|
|
}
|
|
|
|
fprintf(stderr, "%s not present in ufs\n", interface);
|
|
g_assert_not_reached();
|
|
}
|
|
|
|
static void *ufs_create(void *pci_bus, QGuestAllocator *alloc, void *addr)
|
|
{
|
|
QUfs *ufs = g_new0(QUfs, 1);
|
|
QPCIBus *bus = pci_bus;
|
|
|
|
qpci_device_init(&ufs->dev, bus, addr);
|
|
ufs->obj.get_driver = ufs_get_driver;
|
|
|
|
return &ufs->obj;
|
|
}
|
|
|
|
static void ufstest_reg_read(void *obj, void *data, QGuestAllocator *alloc)
|
|
{
|
|
QUfs *ufs = obj;
|
|
uint32_t cap;
|
|
|
|
ufs->bar = qpci_iomap(&ufs->dev, 0, NULL);
|
|
qpci_device_enable(&ufs->dev);
|
|
|
|
cap = ufs_rreg(ufs, A_CAP);
|
|
g_assert_cmpuint(FIELD_EX32(cap, CAP, NUTRS), ==, 31);
|
|
g_assert_cmpuint(FIELD_EX32(cap, CAP, NUTMRS), ==, 7);
|
|
g_assert_cmpuint(FIELD_EX32(cap, CAP, 64AS), ==, 1);
|
|
|
|
qpci_iounmap(&ufs->dev, ufs->bar);
|
|
}
|
|
|
|
static void ufstest_init(void *obj, void *data, QGuestAllocator *alloc)
|
|
{
|
|
QUfs *ufs = obj;
|
|
|
|
uint8_t buf[4096] = { 0 };
|
|
const uint8_t report_luns_cdb[UFS_CDB_SIZE] = {
|
|
/* allocation length 4096 */
|
|
REPORT_LUNS, 0x00, 0x00, 0x00, 0x00, 0x00,
|
|
0x00, 0x00, 0x10, 0x00, 0x00, 0x00
|
|
};
|
|
const uint8_t test_unit_ready_cdb[UFS_CDB_SIZE] = {
|
|
TEST_UNIT_READY,
|
|
};
|
|
UtpTransferReqDesc utrd;
|
|
UtpUpiuRsp rsp_upiu;
|
|
|
|
ufs_init(ufs, alloc);
|
|
|
|
/* Check REPORT_LUNS */
|
|
ufs_send_scsi_command(ufs, 0, 0, report_luns_cdb, NULL, 0, buf, sizeof(buf),
|
|
&utrd, &rsp_upiu);
|
|
g_assert_cmpuint(le32_to_cpu(utrd.header.dword_2), ==, UFS_OCS_SUCCESS);
|
|
g_assert_cmpuint(rsp_upiu.header.scsi_status, ==, GOOD);
|
|
/* LUN LIST LENGTH should be 8, in big endian */
|
|
g_assert_cmpuint(buf[3], ==, 8);
|
|
/* There is one logical unit whose lun is 0 */
|
|
g_assert_cmpuint(buf[9], ==, 0);
|
|
|
|
/* Check TEST_UNIT_READY */
|
|
ufs_send_scsi_command(ufs, 0, 0, test_unit_ready_cdb, NULL, 0, NULL, 0,
|
|
&utrd, &rsp_upiu);
|
|
g_assert_cmpuint(le32_to_cpu(utrd.header.dword_2), ==, UFS_OCS_SUCCESS);
|
|
g_assert_cmpuint(rsp_upiu.header.scsi_status, ==, GOOD);
|
|
|
|
ufs_exit(ufs, alloc);
|
|
}
|
|
|
|
static void ufstest_read_write(void *obj, void *data, QGuestAllocator *alloc)
|
|
{
|
|
QUfs *ufs = obj;
|
|
uint8_t read_buf[4096] = { 0 };
|
|
uint8_t write_buf[4096] = { 0 };
|
|
const uint8_t read_capacity_cdb[UFS_CDB_SIZE] = {
|
|
/* allocation length 4096 */
|
|
SERVICE_ACTION_IN_16,
|
|
SAI_READ_CAPACITY_16,
|
|
0x00,
|
|
0x00,
|
|
0x00,
|
|
0x00,
|
|
0x00,
|
|
0x00,
|
|
0x00,
|
|
0x00,
|
|
0x00,
|
|
0x00,
|
|
0x10,
|
|
0x00,
|
|
0x00,
|
|
0x00
|
|
};
|
|
const uint8_t read_cdb[UFS_CDB_SIZE] = {
|
|
/* READ(10) to LBA 0, transfer length 1 */
|
|
READ_10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00
|
|
};
|
|
const uint8_t write_cdb[UFS_CDB_SIZE] = {
|
|
/* WRITE(10) to LBA 0, transfer length 1 */
|
|
WRITE_10, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0x00
|
|
};
|
|
uint32_t block_size;
|
|
UtpTransferReqDesc utrd;
|
|
UtpUpiuRsp rsp_upiu;
|
|
|
|
ufs_init(ufs, alloc);
|
|
|
|
/* Read capacity */
|
|
ufs_send_scsi_command(ufs, 0, 1, read_capacity_cdb, NULL, 0, read_buf,
|
|
sizeof(read_buf), &utrd, &rsp_upiu);
|
|
g_assert_cmpuint(le32_to_cpu(utrd.header.dword_2), ==, UFS_OCS_SUCCESS);
|
|
g_assert_cmpuint(rsp_upiu.header.scsi_status, ==,
|
|
UFS_COMMAND_RESULT_SUCESS);
|
|
block_size = ldl_be_p(&read_buf[8]);
|
|
g_assert_cmpuint(block_size, ==, 4096);
|
|
|
|
/* Write data */
|
|
memset(write_buf, 0xab, block_size);
|
|
ufs_send_scsi_command(ufs, 0, 1, write_cdb, write_buf, block_size, NULL, 0,
|
|
&utrd, &rsp_upiu);
|
|
g_assert_cmpuint(le32_to_cpu(utrd.header.dword_2), ==, UFS_OCS_SUCCESS);
|
|
g_assert_cmpuint(rsp_upiu.header.scsi_status, ==,
|
|
UFS_COMMAND_RESULT_SUCESS);
|
|
|
|
/* Read data and verify */
|
|
ufs_send_scsi_command(ufs, 0, 1, read_cdb, NULL, 0, read_buf, block_size,
|
|
&utrd, &rsp_upiu);
|
|
g_assert_cmpuint(le32_to_cpu(utrd.header.dword_2), ==, UFS_OCS_SUCCESS);
|
|
g_assert_cmpuint(rsp_upiu.header.scsi_status, ==,
|
|
UFS_COMMAND_RESULT_SUCESS);
|
|
g_assert_cmpint(memcmp(read_buf, write_buf, block_size), ==, 0);
|
|
|
|
ufs_exit(ufs, alloc);
|
|
}
|
|
|
|
static void drive_destroy(void *path)
|
|
{
|
|
unlink(path);
|
|
g_free(path);
|
|
qos_invalidate_command_line();
|
|
}
|
|
|
|
static char *drive_create(void)
|
|
{
|
|
int fd, ret;
|
|
char *t_path;
|
|
|
|
/* Create a temporary raw image */
|
|
fd = g_file_open_tmp("qtest-ufs.XXXXXX", &t_path, NULL);
|
|
g_assert_cmpint(fd, >=, 0);
|
|
ret = ftruncate(fd, TEST_IMAGE_SIZE);
|
|
g_assert_cmpint(ret, ==, 0);
|
|
close(fd);
|
|
|
|
g_test_queue_destroy(drive_destroy, t_path);
|
|
return t_path;
|
|
}
|
|
|
|
static void *ufs_blk_test_setup(GString *cmd_line, void *arg)
|
|
{
|
|
char *tmp_path = drive_create();
|
|
|
|
g_string_append_printf(cmd_line,
|
|
" -blockdev file,filename=%s,node-name=drv1 "
|
|
"-device ufs-lu,bus=ufs0,drive=drv1,lun=1 ",
|
|
tmp_path);
|
|
|
|
return arg;
|
|
}
|
|
|
|
static void ufs_register_nodes(void)
|
|
{
|
|
const char *arch;
|
|
QOSGraphEdgeOptions edge_opts = {
|
|
.before_cmd_line = "-blockdev null-co,node-name=drv0,read-zeroes=on",
|
|
.after_cmd_line = "-device ufs-lu,bus=ufs0,drive=drv0,lun=0",
|
|
.extra_device_opts = "addr=04.0,id=ufs0,nutrs=32,nutmrs=8"
|
|
};
|
|
|
|
QOSGraphTestOptions io_test_opts = {
|
|
.before = ufs_blk_test_setup,
|
|
};
|
|
|
|
add_qpci_address(&edge_opts, &(QPCIAddress){ .devfn = QPCI_DEVFN(4, 0) });
|
|
|
|
qos_node_create_driver("ufs", ufs_create);
|
|
qos_node_consumes("ufs", "pci-bus", &edge_opts);
|
|
qos_node_produces("ufs", "pci-device");
|
|
|
|
qos_add_test("reg-read", "ufs", ufstest_reg_read, NULL);
|
|
|
|
/*
|
|
* Check architecture
|
|
* TODO: Enable ufs io tests for ppc64
|
|
*/
|
|
arch = qtest_get_arch();
|
|
if (!strcmp(arch, "ppc64")) {
|
|
g_test_message("Skipping ufs io tests for ppc64");
|
|
return;
|
|
}
|
|
qos_add_test("init", "ufs", ufstest_init, NULL);
|
|
qos_add_test("read-write", "ufs", ufstest_read_write, &io_test_opts);
|
|
}
|
|
|
|
libqos_init(ufs_register_nodes);
|