e844f0c5d0
OBJECT_DECLARE_SIMPLE_TYPE() macro provides the OrIRQState declaration for free. Besides, the QOM code style is to use the structure name as typedef, and QEMU style is to use Camel Case, so rename qemu_or_irq as OrIRQState. Mechanical change using: $ sed -i -e 's/qemu_or_irq/OrIRQState/g' $(git grep -l qemu_or_irq) Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Reviewed-by: Stefan Hajnoczi <stefanha@redhat.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-id: 20230113200138.52869-5-philmd@linaro.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
77 lines
2.3 KiB
C
77 lines
2.3 KiB
C
/*
|
|
* STM32F205 SoC
|
|
*
|
|
* Copyright (c) 2014 Alistair Francis <alistair@alistair23.me>
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef HW_ARM_STM32F205_SOC_H
|
|
#define HW_ARM_STM32F205_SOC_H
|
|
|
|
#include "hw/misc/stm32f2xx_syscfg.h"
|
|
#include "hw/timer/stm32f2xx_timer.h"
|
|
#include "hw/char/stm32f2xx_usart.h"
|
|
#include "hw/adc/stm32f2xx_adc.h"
|
|
#include "hw/or-irq.h"
|
|
#include "hw/ssi/stm32f2xx_spi.h"
|
|
#include "hw/arm/armv7m.h"
|
|
#include "hw/clock.h"
|
|
#include "qom/object.h"
|
|
|
|
#define TYPE_STM32F205_SOC "stm32f205-soc"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(STM32F205State, STM32F205_SOC)
|
|
|
|
#define STM_NUM_USARTS 6
|
|
#define STM_NUM_TIMERS 4
|
|
#define STM_NUM_ADCS 3
|
|
#define STM_NUM_SPIS 3
|
|
|
|
#define FLASH_BASE_ADDRESS 0x08000000
|
|
#define FLASH_SIZE (1024 * 1024)
|
|
#define SRAM_BASE_ADDRESS 0x20000000
|
|
#define SRAM_SIZE (128 * 1024)
|
|
|
|
struct STM32F205State {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
/*< public >*/
|
|
|
|
char *cpu_type;
|
|
|
|
ARMv7MState armv7m;
|
|
|
|
STM32F2XXSyscfgState syscfg;
|
|
STM32F2XXUsartState usart[STM_NUM_USARTS];
|
|
STM32F2XXTimerState timer[STM_NUM_TIMERS];
|
|
STM32F2XXADCState adc[STM_NUM_ADCS];
|
|
STM32F2XXSPIState spi[STM_NUM_SPIS];
|
|
|
|
OrIRQState *adc_irqs;
|
|
|
|
MemoryRegion sram;
|
|
MemoryRegion flash;
|
|
MemoryRegion flash_alias;
|
|
|
|
Clock *sysclk;
|
|
Clock *refclk;
|
|
};
|
|
|
|
#endif
|