Alistair Francis 325b7c4e75 hw/riscv: Enable TPM backends ... Imply the TPM sysbus devices. This allows users to add TPM devices to the RISC-V virt board. This was tested by first creating an emulated TPM device: swtpm socket --tpm2 -t -d --tpmstate dir=/tmp/tpm \ --ctrl type=unixio,path=swtpm-sock Then launching QEMU with: -chardev socket,id=chrtpm,path=swtpm-sock \ -tpmdev emulator,id=tpm0,chardev=chrtpm \ -device tpm-tis-device,tpmdev=tpm0 The TPM device can be seen in the memory tree and the generated device tree. Resolves: https://gitlab.com/qemu-project/qemu/-/issues/942 Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Edgar E. Iglesias <edgar.iglesias@amd.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Message-Id: <20220427234146.1130752-7-alistair.francis@opensource.wdc.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>		2022-04-29 10:48:48 +10:00
..
boot.c	hw/riscv: boot: Support 64bit fdt address.	2022-04-22 10:35:16 +10:00
Kconfig	hw/riscv: Enable TPM backends	2022-04-29 10:48:48 +10:00
meson.build	hw/riscv/Kconfig: Restrict NUMA to Virt & Spike machines	2021-07-20 15:32:49 +02:00
microchip_pfsoc.c	hw/riscv: Don't add empty bootargs to device tree	2022-04-29 10:47:45 +10:00
numa.c
opentitan.c	riscv: opentitan: Connect opentitan SPI Host	2022-04-22 10:35:16 +10:00
riscv_hart.c
shakti_c.c	hw/riscv: shakti_c: Use MachineState::ram and MachineClass::default_ram_id	2021-10-22 23:35:47 +10:00
sifive_e.c	hw/riscv: Use error_fatal for SoC realisation	2022-01-08 15:46:09 +10:00
sifive_u.c	hw/riscv: Don't add empty bootargs to device tree	2022-04-29 10:47:45 +10:00
spike.c	hw/riscv: Don't add empty bootargs to device tree	2022-04-29 10:47:45 +10:00
virt.c	hw/riscv: Enable TPM backends	2022-04-29 10:48:48 +10:00