Richard Henderson 3173715195 target/cris: Add DISAS_DBRANCH ... Move delayed branch handling to tb_stop, where we can re-use other end-of-tb code, e.g. the evaluation of flags. Honor single stepping. Validate that we aren't losing state by overwriting is_jmp. Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Tested-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>		2021-06-29 10:04:56 -07:00
..
alpha	target/alpha: Honor the FEN bit	2021-06-28 07:27:55 -07:00
arm	target/arm: Implement MTE3	2021-06-24 14:58:48 +01:00
avr	target/avr: Convert to TranslatorOps	2021-06-29 10:04:56 -07:00
cris	target/cris: Add DISAS_DBRANCH	2021-06-29 10:04:56 -07:00
hexagon
hppa	tcg: Combine dh_is_64bit and dh_is_signed to dh_typecode	2021-06-19 08:51:11 -07:00
i386	target/i386: kvm: add support for TSC scaling	2021-06-25 10:53:46 +02:00
m68k	tcg: Combine dh_is_64bit and dh_is_signed to dh_typecode	2021-06-19 08:51:11 -07:00
microblaze
mips	target/mips: Merge msa32/msa64 decodetree definitions	2021-06-24 16:48:08 +02:00
nios2	target/nios2: Use pc_next for pc + 4	2021-06-29 10:03:11 -07:00
openrisc
ppc	tcg: Combine dh_is_64bit and dh_is_signed to dh_typecode	2021-06-19 08:51:11 -07:00
riscv	target/riscv: gdbstub: Fix dynamic CSR XML generation	2021-06-24 05:00:12 -07:00
rx
s390x	target/s390x: Use s390_cpu_{set_psw, get_psw_mask} in gdbstub	2021-06-21 08:48:21 +02:00
sh4
sparc
tricore
xtensa
meson.build