4c921e3fb2
QOM objects shouldn't access each other internals fields
except using the QOM API.
mips_cps_realize() instantiates a TYPE_MIPS_ITU object, and
directly sets the 'saar' pointer:
if (saar_present) {
s->itu.saar = &env->CP0_SAAR;
}
In order to avoid that, pass the MIPS_CPU object via a QOM
link property, and set the 'saar' pointer in mips_itu_realize().
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Tested-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Reviewed-by: Jiaxun Yang <jiaxun.yang@flygoat.com>
Message-Id: <20230203113650.78146-10-philmd@linaro.org>
83 lines
2.2 KiB
C
83 lines
2.2 KiB
C
/*
|
|
* Inter-Thread Communication Unit emulation.
|
|
*
|
|
* Copyright (c) 2016 Imagination Technologies
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef MIPS_ITU_H
|
|
#define MIPS_ITU_H
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "qom/object.h"
|
|
|
|
#define TYPE_MIPS_ITU "mips-itu"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(MIPSITUState, MIPS_ITU)
|
|
|
|
#define ITC_CELL_DEPTH_SHIFT 2
|
|
#define ITC_CELL_DEPTH (1u << ITC_CELL_DEPTH_SHIFT)
|
|
|
|
typedef struct ITCStorageCell {
|
|
struct {
|
|
uint8_t FIFODepth; /* Log2 of the cell depth */
|
|
uint8_t FIFOPtr; /* Number of elements in a FIFO cell */
|
|
uint8_t FIFO; /* 1 - FIFO cell, 0 - Semaphore cell */
|
|
uint8_t T; /* Trap Bit */
|
|
uint8_t F; /* Full Bit */
|
|
uint8_t E; /* Empty Bit */
|
|
} tag;
|
|
|
|
/* Index of the oldest element in the queue */
|
|
uint8_t fifo_out;
|
|
|
|
/* Circular buffer for FIFO. Semaphore cells use index 0 only */
|
|
uint64_t data[ITC_CELL_DEPTH];
|
|
|
|
/* Bitmap tracking blocked threads on the cell.
|
|
TODO: support >64 threads ? */
|
|
uint64_t blocked_threads;
|
|
} ITCStorageCell;
|
|
|
|
#define ITC_ADDRESSMAP_NUM 2
|
|
|
|
struct MIPSITUState {
|
|
/*< private >*/
|
|
SysBusDevice parent_obj;
|
|
/*< public >*/
|
|
|
|
uint32_t num_fifo;
|
|
uint32_t num_semaphores;
|
|
|
|
/* ITC Storage */
|
|
ITCStorageCell *cell;
|
|
MemoryRegion storage_io;
|
|
|
|
/* ITC Configuration Tags */
|
|
uint64_t ITCAddressMap[ITC_ADDRESSMAP_NUM];
|
|
MemoryRegion tag_io;
|
|
|
|
/* ITU Control Register */
|
|
uint64_t icr0;
|
|
|
|
/* SAAR */
|
|
uint64_t *saar;
|
|
MIPSCPU *cpu0;
|
|
};
|
|
|
|
/* Get ITC Configuration Tag memory region. */
|
|
MemoryRegion *mips_itu_get_tag_region(MIPSITUState *itu);
|
|
|
|
#endif /* MIPS_ITU_H */
|