cb3778a045
The e500 PCI controller has configurable windows that allow a guest OS to selectively map parts of the PCI bus space to CPU address space and to selectively map parts of the CPU address space for DMA requests into PCI visible address ranges. So far, we've simply assumed that this mapping is 1:1 and ignored it. However, the PCICSRBAR (CCSR mapped in PCI bus space) always has to live inside the first 32bits of address space. This means if we always treat all mappings as 1:1, this map will collide with our RAM map from the CPU's point of view. So this patch adds proper ATMU support which allows us to keep the PCICSRBAR below 32bits local to the PCI bus and have another, different window to PCI BARs at the upper end of address space. We leverage this on e500plat though, mpc8544ds stays virtually 1:1 like it was before, but now also goes via ATMU. With this patch, I can run guests with lots of RAM and not coincidently access MSI-X mappings while I really want to access RAM. Signed-off-by: Alexander Graf <agraf@suse.de>
66 lines
1.7 KiB
C
66 lines
1.7 KiB
C
/*
|
|
* Support for the PPC e500-based mpc8544ds board
|
|
*
|
|
* Copyright 2012 Freescale Semiconductor, Inc.
|
|
*
|
|
* This is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*/
|
|
|
|
#include "config.h"
|
|
#include "qemu-common.h"
|
|
#include "e500.h"
|
|
#include "hw/boards.h"
|
|
#include "sysemu/device_tree.h"
|
|
#include "hw/ppc/openpic.h"
|
|
#include "qemu/error-report.h"
|
|
|
|
static void mpc8544ds_fixup_devtree(PPCE500Params *params, void *fdt)
|
|
{
|
|
const char model[] = "MPC8544DS";
|
|
const char compatible[] = "MPC8544DS\0MPC85xxDS";
|
|
|
|
qemu_fdt_setprop(fdt, "/", "model", model, sizeof(model));
|
|
qemu_fdt_setprop(fdt, "/", "compatible", compatible,
|
|
sizeof(compatible));
|
|
}
|
|
|
|
static void mpc8544ds_init(MachineState *machine)
|
|
{
|
|
PPCE500Params params = {
|
|
.pci_first_slot = 0x11,
|
|
.pci_nr_slots = 2,
|
|
.fixup_devtree = mpc8544ds_fixup_devtree,
|
|
.mpic_version = OPENPIC_MODEL_FSL_MPIC_20,
|
|
.ccsrbar_base = 0xE0000000ULL,
|
|
.pci_mmio_base = 0xC0000000ULL,
|
|
.pci_mmio_bus_base = 0xC0000000ULL,
|
|
.pci_pio_base = 0xE1000000ULL,
|
|
.spin_base = 0xEF000000ULL,
|
|
};
|
|
|
|
if (machine->ram_size > 0xc0000000) {
|
|
error_report("The MPC8544DS board only supports up to 3GB of RAM");
|
|
exit(1);
|
|
}
|
|
|
|
ppce500_init(machine, ¶ms);
|
|
}
|
|
|
|
|
|
static QEMUMachine ppce500_machine = {
|
|
.name = "mpc8544ds",
|
|
.desc = "mpc8544ds",
|
|
.init = mpc8544ds_init,
|
|
.max_cpus = 15,
|
|
};
|
|
|
|
static void ppce500_machine_init(void)
|
|
{
|
|
qemu_register_machine(&ppce500_machine);
|
|
}
|
|
|
|
machine_init(ppce500_machine_init);
|