Peter Maydell
3de79d335c
target/arm: Fix Cortex-R5F MVFR values
...
The Cortex-R5F initfn was not correctly setting up the MVFR
ID register values. Fill these in, since some subsequent patches
will use ID register checks rather than CPU feature bit checks.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
2019-06-13 15:14:03 +01:00
..
2018-01-25 11:45:29 +00:00
2018-06-01 14:15:10 +02:00
2019-02-28 11:03:04 +00:00
2019-02-28 11:03:04 +00:00
2019-06-12 17:53:22 +01:00
2019-06-12 13:18:33 +02:00
2019-06-10 07:03:34 -07:00
2019-01-07 16:18:42 +04:00
2019-06-13 15:14:03 +01:00
2019-06-12 13:20:20 +02:00
2018-06-01 14:15:10 +02:00
2019-06-12 13:20:20 +02:00
2019-06-12 13:20:20 +02:00
2019-06-10 07:03:34 -07:00
2019-03-05 15:55:08 +00:00
2018-10-08 14:55:03 +01:00
2019-06-13 15:14:03 +01:00
2019-05-13 22:52:08 +00:00
2018-12-11 15:45:22 -02:00
2019-05-10 11:12:50 -07:00
2018-08-24 13:17:48 +01:00
2019-05-23 14:47:43 +01:00
2019-05-23 14:47:43 +01:00
2019-03-05 15:55:09 +00:00
2017-02-01 03:37:18 +02:00
2019-06-12 13:20:20 +02:00
2019-05-23 14:47:43 +01:00
2019-06-12 13:20:20 +02:00
2019-06-13 15:14:03 +01:00
2019-02-18 14:44:05 +01:00
2019-05-13 22:52:08 +00:00
2016-12-20 21:52:12 +01:00
2019-06-10 07:03:34 -07:00
2019-06-13 15:14:03 +01:00
2018-06-01 14:15:10 +02:00
2019-05-10 11:12:50 -07:00
2019-01-07 15:23:45 +00:00
2019-03-22 16:18:07 +00:00
2019-06-13 15:14:03 +01:00
2019-06-13 15:14:03 +01:00
2019-05-13 14:44:03 -07:00
2019-06-13 15:14:03 +01:00
2019-06-13 15:14:03 +01:00
2019-06-13 15:14:03 +01:00
2019-02-28 11:03:05 +00:00
2019-06-10 07:03:34 -07:00
2019-06-13 15:14:03 +01:00
2019-06-13 15:14:03 +01:00