1946809ece
Add a machine level virtualization property. This defaults to false and can be
set to true using this machine command line argument:
-machine xlnx-zcu102,virtualization=on
This follows what the ARM virt machine does.
This property only applies to the ZCU102 machine. The EP108 machine does
not have this property.
Signed-off-by: Alistair Francis <alistair.francis@xilinx.com>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
102 lines
3.1 KiB
C
102 lines
3.1 KiB
C
/*
|
|
* Xilinx Zynq MPSoC emulation
|
|
*
|
|
* Copyright (C) 2015 Xilinx Inc
|
|
* Written by Peter Crosthwaite <peter.crosthwaite@xilinx.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
* for more details.
|
|
*/
|
|
|
|
#ifndef XLNX_ZYNQMP_H
|
|
|
|
#include "qemu-common.h"
|
|
#include "hw/arm/arm.h"
|
|
#include "hw/intc/arm_gic.h"
|
|
#include "hw/net/cadence_gem.h"
|
|
#include "hw/char/cadence_uart.h"
|
|
#include "hw/ide/pci.h"
|
|
#include "hw/ide/ahci.h"
|
|
#include "hw/sd/sdhci.h"
|
|
#include "hw/ssi/xilinx_spips.h"
|
|
#include "hw/dma/xlnx_dpdma.h"
|
|
#include "hw/display/xlnx_dp.h"
|
|
|
|
#define TYPE_XLNX_ZYNQMP "xlnx,zynqmp"
|
|
#define XLNX_ZYNQMP(obj) OBJECT_CHECK(XlnxZynqMPState, (obj), \
|
|
TYPE_XLNX_ZYNQMP)
|
|
|
|
#define XLNX_ZYNQMP_NUM_APU_CPUS 4
|
|
#define XLNX_ZYNQMP_NUM_RPU_CPUS 2
|
|
#define XLNX_ZYNQMP_NUM_GEMS 4
|
|
#define XLNX_ZYNQMP_NUM_UARTS 2
|
|
#define XLNX_ZYNQMP_NUM_SDHCI 2
|
|
#define XLNX_ZYNQMP_NUM_SPIS 2
|
|
|
|
#define XLNX_ZYNQMP_NUM_OCM_BANKS 4
|
|
#define XLNX_ZYNQMP_OCM_RAM_0_ADDRESS 0xFFFC0000
|
|
#define XLNX_ZYNQMP_OCM_RAM_SIZE 0x10000
|
|
|
|
#define XLNX_ZYNQMP_GIC_REGIONS 2
|
|
|
|
/* ZynqMP maps the ARM GIC regions (GICC, GICD ...) at consecutive 64k offsets
|
|
* and under-decodes the 64k region. This mirrors the 4k regions to every 4k
|
|
* aligned address in the 64k region. To implement each GIC region needs a
|
|
* number of memory region aliases.
|
|
*/
|
|
|
|
#define XLNX_ZYNQMP_GIC_REGION_SIZE 0x1000
|
|
#define XLNX_ZYNQMP_GIC_ALIASES (0x10000 / XLNX_ZYNQMP_GIC_REGION_SIZE - 1)
|
|
|
|
#define XLNX_ZYNQMP_MAX_LOW_RAM_SIZE 0x80000000ull
|
|
|
|
#define XLNX_ZYNQMP_MAX_HIGH_RAM_SIZE 0x800000000ull
|
|
#define XLNX_ZYNQMP_HIGH_RAM_START 0x800000000ull
|
|
|
|
#define XLNX_ZYNQMP_MAX_RAM_SIZE (XLNX_ZYNQMP_MAX_LOW_RAM_SIZE + \
|
|
XLNX_ZYNQMP_MAX_HIGH_RAM_SIZE)
|
|
|
|
typedef struct XlnxZynqMPState {
|
|
/*< private >*/
|
|
DeviceState parent_obj;
|
|
|
|
/*< public >*/
|
|
ARMCPU apu_cpu[XLNX_ZYNQMP_NUM_APU_CPUS];
|
|
ARMCPU rpu_cpu[XLNX_ZYNQMP_NUM_RPU_CPUS];
|
|
GICState gic;
|
|
MemoryRegion gic_mr[XLNX_ZYNQMP_GIC_REGIONS][XLNX_ZYNQMP_GIC_ALIASES];
|
|
|
|
MemoryRegion ocm_ram[XLNX_ZYNQMP_NUM_OCM_BANKS];
|
|
|
|
MemoryRegion *ddr_ram;
|
|
MemoryRegion ddr_ram_low, ddr_ram_high;
|
|
|
|
CadenceGEMState gem[XLNX_ZYNQMP_NUM_GEMS];
|
|
CadenceUARTState uart[XLNX_ZYNQMP_NUM_UARTS];
|
|
SysbusAHCIState sata;
|
|
SDHCIState sdhci[XLNX_ZYNQMP_NUM_SDHCI];
|
|
XilinxSPIPS spi[XLNX_ZYNQMP_NUM_SPIS];
|
|
XlnxDPState dp;
|
|
XlnxDPDMAState dpdma;
|
|
|
|
char *boot_cpu;
|
|
ARMCPU *boot_cpu_ptr;
|
|
|
|
/* Has the ARM Security extensions? */
|
|
bool secure;
|
|
/* Has the ARM Virtualization extensions? */
|
|
bool virt;
|
|
/* Has the RPU subsystem? */
|
|
bool has_rpu;
|
|
} XlnxZynqMPState;
|
|
|
|
#define XLNX_ZYNQMP_H
|
|
#endif
|