Bin Meng 457279cb49 hw/intc: openpic: Correct the reset value of IPIDR for FSL chipset
The reset value of IPIDR should be zero for Freescale chipset, per
the following 2 manuals I checked:

- P2020RM (https://www.nxp.com/webapp/Download?colCode=P2020RM)
- P4080RM (https://www.nxp.com/webapp/Download?colCode=P4080RM)

Currently it is set to 1, which leaves the IPI enabled on core 0
after power-on reset. Such may cause unexpected interrupt to be
delivered to core 0 if the IPI is triggered from core 0 to other
cores later.

Fixes: ffd5e9fe0276 ("openpic: Reset IRQ source private members")
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/584
Signed-off-by: Bin Meng <bin.meng@windriver.com>
Message-Id: <20210918032653.646370-1-bin.meng@windriver.com>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
2021-09-30 12:26:06 +10:00
..
2021-09-02 13:26:22 +02:00
2021-09-20 08:50:59 +02:00
2021-09-02 13:00:52 +01:00
2021-09-13 13:56:26 +02:00
2021-09-30 12:26:06 +10:00
2021-08-26 17:15:28 +02:00
2021-05-05 13:52:00 +01:00
2021-09-21 07:56:49 +10:00
2021-09-16 11:57:01 +02:00
2020-08-21 06:30:33 -04:00