e3205306d8
The softmmu tlb uses TCG_REG_TMP[0-2], not any of the normally available registers. Now that we handle overlap betwen inputs and helper arguments, we can allow any allocatable reg. Reviewed-by: Alex Bennée <alex.bennee@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
33 lines
735 B
C
33 lines
735 B
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Define LoongArch target-specific constraint sets.
|
|
*
|
|
* Copyright (c) 2021 WANG Xuerui <git@xen0n.name>
|
|
*
|
|
* Based on tcg/riscv/tcg-target-con-set.h
|
|
*
|
|
* Copyright (c) 2021 Linaro
|
|
*/
|
|
|
|
/*
|
|
* C_On_Im(...) defines a constraint set with <n> outputs and <m> inputs.
|
|
* Each operand should be a sequence of constraint letters as defined by
|
|
* tcg-target-con-str.h; the constraint combination is inclusive or.
|
|
*/
|
|
C_O0_I1(r)
|
|
C_O0_I2(rZ, r)
|
|
C_O0_I2(rZ, rZ)
|
|
C_O1_I1(r, r)
|
|
C_O1_I2(r, r, rC)
|
|
C_O1_I2(r, r, ri)
|
|
C_O1_I2(r, r, rI)
|
|
C_O1_I2(r, r, rJ)
|
|
C_O1_I2(r, r, rU)
|
|
C_O1_I2(r, r, rW)
|
|
C_O1_I2(r, r, rZ)
|
|
C_O1_I2(r, 0, rZ)
|
|
C_O1_I2(r, rZ, ri)
|
|
C_O1_I2(r, rZ, rJ)
|
|
C_O1_I2(r, rZ, rZ)
|
|
C_O1_I4(r, rZ, rJ, rZ, rZ)
|