qemu-e2k

History

Richard Henderson 55c3ceef61 qom: Introduce CPUClass.tcg_initialize Move target cpu tcg initialization to common code, called from cpu_exec_realizefn. Acked-by: Andreas Färber <afaerber@suse.de> Reviewed-by: Emilio G. Cota <cota@braap.org> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>		2017-10-24 22:00:13 +02:00
..
cpu-qom.h
cpu.c	qom: Introduce CPUClass.tcg_initialize	2017-10-24 22:00:13 +02:00
cpu.h	lm32: replace cpu_lm32_init() with cpu_generic_init()	2017-09-01 11:54:25 -03:00
gdbstub.c
helper.c	lm32: replace cpu_lm32_init() with cpu_generic_init()	2017-09-01 11:54:25 -03:00
helper.h
lm32-semi.c
machine.c
Makefile.objs
op_helper.c
README
TODO
translate.c	target: [tcg] Use a generic enum for DISAS_ values	2017-09-06 08:06:47 -07:00

README

LatticeMico32 target
--------------------

General
-------
All opcodes including the JUART CSRs are supported.


JTAG UART
---------
JTAG UART is routed to a serial console device. For the current boards it
is the second one. Ie to enable it in the qemu virtual console window use
the following command line parameters:
  -serial vc -serial vc
This will make serial0 (the lm32_uart) and serial1 (the JTAG UART)
available as virtual consoles.


Semihosting
-----------
Semihosting on this target is supported. Some system calls like read, write
and exit are executed on the host if semihosting is enabled. See
target/lm32-semi.c for all supported system calls. Emulation aware programs
can use this mechanism to shut down the virtual machine and print to the
host console. See the tcg tests for an example.


Special instructions
--------------------
The translation recognizes one special instruction to halt the cpu:
  and r0, r0, r0
On real hardware this instruction is a nop. It is not used by GCC and
should (hopefully) not be used within hand-crafted assembly.
Insert this instruction in your idle loop to reduce the cpu load on the
host.


Ignoring the MSB of the address bus
-----------------------------------
Some SoC ignores the MSB on the address bus. Thus creating a shadow memory
area. As a general rule, 0x00000000-0x7fffffff is cached, whereas
0x80000000-0xffffffff is not cached and used to access IO devices. This
behaviour can be enabled with:
  cpu_lm32_set_phys_msb_ignore(env, 1);