105 lines
2.8 KiB
C
105 lines
2.8 KiB
C
/*
|
|
* SGX common code
|
|
*
|
|
* Copyright (C) 2021 Intel Corporation
|
|
*
|
|
* Authors:
|
|
* Yang Zhong<yang.zhong@intel.com>
|
|
* Sean Christopherson <sean.j.christopherson@intel.com>
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
* See the COPYING file in the top-level directory.
|
|
*/
|
|
#include "qemu/osdep.h"
|
|
#include "hw/i386/pc.h"
|
|
#include "hw/i386/sgx-epc.h"
|
|
#include "hw/mem/memory-device.h"
|
|
#include "monitor/qdev.h"
|
|
#include "qapi/error.h"
|
|
#include "exec/address-spaces.h"
|
|
#include "hw/i386/sgx.h"
|
|
|
|
SGXInfo *sgx_get_info(Error **errp)
|
|
{
|
|
SGXInfo *info = NULL;
|
|
X86MachineState *x86ms;
|
|
PCMachineState *pcms =
|
|
(PCMachineState *)object_dynamic_cast(qdev_get_machine(),
|
|
TYPE_PC_MACHINE);
|
|
if (!pcms) {
|
|
error_setg(errp, "SGX is only supported on PC machines");
|
|
return NULL;
|
|
}
|
|
|
|
x86ms = X86_MACHINE(pcms);
|
|
if (!x86ms->sgx_epc_list) {
|
|
error_setg(errp, "No EPC regions defined, SGX not available");
|
|
return NULL;
|
|
}
|
|
|
|
SGXEPCState *sgx_epc = &pcms->sgx_epc;
|
|
info = g_new0(SGXInfo, 1);
|
|
|
|
info->sgx = true;
|
|
info->sgx1 = true;
|
|
info->sgx2 = true;
|
|
info->flc = true;
|
|
info->section_size = sgx_epc->size;
|
|
|
|
return info;
|
|
}
|
|
|
|
int sgx_epc_get_section(int section_nr, uint64_t *addr, uint64_t *size)
|
|
{
|
|
PCMachineState *pcms = PC_MACHINE(qdev_get_machine());
|
|
SGXEPCDevice *epc;
|
|
|
|
if (pcms->sgx_epc.size == 0 || pcms->sgx_epc.nr_sections <= section_nr) {
|
|
return 1;
|
|
}
|
|
|
|
epc = pcms->sgx_epc.sections[section_nr];
|
|
|
|
*addr = epc->addr;
|
|
*size = memory_device_get_region_size(MEMORY_DEVICE(epc), &error_fatal);
|
|
|
|
return 0;
|
|
}
|
|
|
|
void pc_machine_init_sgx_epc(PCMachineState *pcms)
|
|
{
|
|
SGXEPCState *sgx_epc = &pcms->sgx_epc;
|
|
X86MachineState *x86ms = X86_MACHINE(pcms);
|
|
SgxEPCList *list = NULL;
|
|
Object *obj;
|
|
|
|
memset(sgx_epc, 0, sizeof(SGXEPCState));
|
|
if (!x86ms->sgx_epc_list) {
|
|
return;
|
|
}
|
|
|
|
sgx_epc->base = 0x100000000ULL + x86ms->above_4g_mem_size;
|
|
|
|
memory_region_init(&sgx_epc->mr, OBJECT(pcms), "sgx-epc", UINT64_MAX);
|
|
memory_region_add_subregion(get_system_memory(), sgx_epc->base,
|
|
&sgx_epc->mr);
|
|
|
|
for (list = x86ms->sgx_epc_list; list; list = list->next) {
|
|
obj = object_new("sgx-epc");
|
|
|
|
/* set the memdev link with memory backend */
|
|
object_property_parse(obj, SGX_EPC_MEMDEV_PROP, list->value->memdev,
|
|
&error_fatal);
|
|
object_property_set_bool(obj, "realized", true, &error_fatal);
|
|
object_unref(obj);
|
|
}
|
|
|
|
if ((sgx_epc->base + sgx_epc->size) < sgx_epc->base) {
|
|
error_report("Size of all 'sgx-epc' =0x%"PRIu64" causes EPC to wrap",
|
|
sgx_epc->size);
|
|
exit(EXIT_FAILURE);
|
|
}
|
|
|
|
memory_region_set_size(&sgx_epc->mr, sgx_epc->size);
|
|
}
|