20fd4b7b6d
Some old Linux kernels (upstream before v4.0), or any released RHEL
kernels has problem in sending APIC EOI when IR is enabled. Meanwhile,
many of them only support explicit EOI for IOAPIC, which is only
introduced in IOAPIC version 0x20. This patch provide a way to boost
QEMU IOAPIC to version 0x20, in order for QEMU to correctly receive EOI
messages.
Without boosting IOAPIC version to 0x20, kernels before commit d32932d
("x86/irq: Convert IOAPIC to use hierarchical irqdomain interfaces")
will have trouble enabling both IR and level-triggered interrupt devices
(like e1000).
To upgrade IOAPIC to version 0x20, we need to specify:
-global ioapic.version=0x20
To be compatible with old systems, 0x11 will still be the default IOAPIC
version. Here 0x11 and 0x20 are the only versions to be supported.
One thing to mention: this patch only applies to emulated IOAPIC. It
does not affect kernel IOAPIC behavior.
Signed-off-by: Peter Xu <peterx@redhat.com>
Message-Id: <1470059959-372-1-git-send-email-peterx@redhat.com>
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
119 lines
4.1 KiB
C
119 lines
4.1 KiB
C
/*
|
|
* IOAPIC emulation logic - internal interfaces
|
|
*
|
|
* Copyright (c) 2004-2005 Fabrice Bellard
|
|
* Copyright (c) 2009 Xiantao Zhang, Intel
|
|
* Copyright (c) 2011 Jan Kiszka, Siemens AG
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef QEMU_IOAPIC_INTERNAL_H
|
|
#define QEMU_IOAPIC_INTERNAL_H
|
|
|
|
#include "hw/hw.h"
|
|
#include "exec/memory.h"
|
|
#include "hw/sysbus.h"
|
|
#include "qemu/notify.h"
|
|
|
|
#define MAX_IOAPICS 1
|
|
|
|
#define IOAPIC_LVT_DEST_SHIFT 56
|
|
#define IOAPIC_LVT_DEST_IDX_SHIFT 48
|
|
#define IOAPIC_LVT_MASKED_SHIFT 16
|
|
#define IOAPIC_LVT_TRIGGER_MODE_SHIFT 15
|
|
#define IOAPIC_LVT_REMOTE_IRR_SHIFT 14
|
|
#define IOAPIC_LVT_POLARITY_SHIFT 13
|
|
#define IOAPIC_LVT_DELIV_STATUS_SHIFT 12
|
|
#define IOAPIC_LVT_DEST_MODE_SHIFT 11
|
|
#define IOAPIC_LVT_DELIV_MODE_SHIFT 8
|
|
|
|
#define IOAPIC_LVT_MASKED (1 << IOAPIC_LVT_MASKED_SHIFT)
|
|
#define IOAPIC_LVT_TRIGGER_MODE (1 << IOAPIC_LVT_TRIGGER_MODE_SHIFT)
|
|
#define IOAPIC_LVT_REMOTE_IRR (1 << IOAPIC_LVT_REMOTE_IRR_SHIFT)
|
|
#define IOAPIC_LVT_POLARITY (1 << IOAPIC_LVT_POLARITY_SHIFT)
|
|
#define IOAPIC_LVT_DELIV_STATUS (1 << IOAPIC_LVT_DELIV_STATUS_SHIFT)
|
|
#define IOAPIC_LVT_DEST_MODE (1 << IOAPIC_LVT_DEST_MODE_SHIFT)
|
|
#define IOAPIC_LVT_DELIV_MODE (7 << IOAPIC_LVT_DELIV_MODE_SHIFT)
|
|
|
|
/* Bits that are read-only for IOAPIC entry */
|
|
#define IOAPIC_RO_BITS (IOAPIC_LVT_REMOTE_IRR | \
|
|
IOAPIC_LVT_DELIV_STATUS)
|
|
#define IOAPIC_RW_BITS (~(uint64_t)IOAPIC_RO_BITS)
|
|
|
|
#define IOAPIC_TRIGGER_EDGE 0
|
|
#define IOAPIC_TRIGGER_LEVEL 1
|
|
|
|
/*io{apic,sapic} delivery mode*/
|
|
#define IOAPIC_DM_FIXED 0x0
|
|
#define IOAPIC_DM_LOWEST_PRIORITY 0x1
|
|
#define IOAPIC_DM_PMI 0x2
|
|
#define IOAPIC_DM_NMI 0x4
|
|
#define IOAPIC_DM_INIT 0x5
|
|
#define IOAPIC_DM_SIPI 0x6
|
|
#define IOAPIC_DM_EXTINT 0x7
|
|
#define IOAPIC_DM_MASK 0x7
|
|
|
|
#define IOAPIC_VECTOR_MASK 0xff
|
|
|
|
#define IOAPIC_IOREGSEL 0x00
|
|
#define IOAPIC_IOWIN 0x10
|
|
#define IOAPIC_EOI 0x40
|
|
|
|
#define IOAPIC_REG_ID 0x00
|
|
#define IOAPIC_REG_VER 0x01
|
|
#define IOAPIC_REG_ARB 0x02
|
|
#define IOAPIC_REG_REDTBL_BASE 0x10
|
|
#define IOAPIC_ID 0x00
|
|
|
|
#define IOAPIC_ID_SHIFT 24
|
|
#define IOAPIC_ID_MASK 0xf
|
|
|
|
#define IOAPIC_VER_ENTRIES_SHIFT 16
|
|
|
|
typedef struct IOAPICCommonState IOAPICCommonState;
|
|
|
|
#define TYPE_IOAPIC_COMMON "ioapic-common"
|
|
#define IOAPIC_COMMON(obj) \
|
|
OBJECT_CHECK(IOAPICCommonState, (obj), TYPE_IOAPIC_COMMON)
|
|
#define IOAPIC_COMMON_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(IOAPICCommonClass, (klass), TYPE_IOAPIC_COMMON)
|
|
#define IOAPIC_COMMON_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(IOAPICCommonClass, (obj), TYPE_IOAPIC_COMMON)
|
|
|
|
typedef struct IOAPICCommonClass {
|
|
SysBusDeviceClass parent_class;
|
|
|
|
DeviceRealize realize;
|
|
void (*pre_save)(IOAPICCommonState *s);
|
|
void (*post_load)(IOAPICCommonState *s);
|
|
} IOAPICCommonClass;
|
|
|
|
struct IOAPICCommonState {
|
|
SysBusDevice busdev;
|
|
MemoryRegion io_memory;
|
|
uint8_t id;
|
|
uint8_t ioregsel;
|
|
uint32_t irr;
|
|
uint64_t ioredtbl[IOAPIC_NUM_PINS];
|
|
Notifier machine_done;
|
|
uint8_t version;
|
|
};
|
|
|
|
void ioapic_reset_common(DeviceState *dev);
|
|
|
|
void ioapic_print_redtbl(Monitor *mon, IOAPICCommonState *s);
|
|
|
|
#endif /* QEMU_IOAPIC_INTERNAL_H */
|