Alistair Francis 8903bf6e6d target/riscv: Add a base 32 and 64 bit CPU ... At the same time deprecate the ISA string CPUs. It is dobtful anyone specifies the CPUs, but we are keeping them for the Spike machine (which is about to be depreated) so we may as well just mark them as deprecated. Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Palmer Dabbelt <palmer@sifive.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com>		2019-05-24 12:09:23 -07:00
..
riscv_hart.h
riscv_htif.h
sifive_clint.h
sifive_e.h	SiFive RISC-V GPIO Device	2019-05-24 11:58:30 -07:00
sifive_gpio.h	SiFive RISC-V GPIO Device	2019-05-24 11:58:30 -07:00
sifive_plic.h	Clean up decorations and whitespace around header guards	2019-05-13 08:58:55 +02:00
sifive_prci.h
sifive_test.h
sifive_u.h	riscv: plic: Fix incorrect irq calculation	2019-04-04 16:36:19 -07:00
sifive_uart.h	sifive_uart: Implement interrupt pending register	2018-12-20 12:08:43 -08:00
spike.h
virt.h	target/riscv: Add a base 32 and 64 bit CPU	2019-05-24 12:09:23 -07:00