OpenE2K/qemu-e2k
13
4
Fork 0
Code Issues 4 Pull Requests Projects 2 Releases Activity
qemu-e2k/target/riscv
History
Claudio Fontana 6a3d2e7c06 target/riscv: remove CONFIG_TCG, as it is always TCG 
for now only TCG is allowed as an accelerator for riscv,
so remove the CONFIG_TCG use.

Signed-off-by: Claudio Fontana <cfontana@suse.de>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Message-Id: <20210204163931.7358-3-cfontana@suse.de>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2021-02-05 10:24:14 -10:00
..
insn_trans
riscv: Add semihosting support
2021-01-18 10:05:06 +00:00
cpu_bits.h
riscv: Add semihosting support
2021-01-18 10:05:06 +00:00
cpu_helper.c
riscv: Add semihosting support
2021-01-18 10:05:06 +00:00
cpu_user.h
Supply missing header guards
2019-06-12 13:20:21 +02:00
cpu-param.h
target/riscv: Add a virtualised MMU Mode
2020-11-09 15:08:45 -08:00
cpu.c
target/riscv: remove CONFIG_TCG, as it is always TCG
2021-02-05 10:24:14 -10:00
cpu.h
target/riscv: Generate the GDB XML file for CSR registers dynamically
2021-01-16 10:57:21 -08:00
csr.c
target/riscv: Add CSR name in the CSR function table
2021-01-16 10:57:21 -08:00
fpu_helper.c
target/riscv: fpu_helper: Match function defs in HELPER macros
2020-12-17 21:56:44 -08:00
gdbstub.c
target/riscv: Generate the GDB XML file for CSR registers dynamically
2021-01-16 10:57:21 -08:00
helper.h
target/riscv: fpu_helper: Match function defs in HELPER macros
2020-12-17 21:56:44 -08:00
insn16-32.decode
target/riscv: Split RVC32 and RVC64 insns into separate files
2019-05-24 12:09:22 -07:00
insn16-64.decode
target/riscv: Add checks for several RVC reserved operands
2019-05-24 12:09:25 -07:00
insn16.decode
target/riscv: Add checks for several RVC reserved operands
2019-05-24 12:09:25 -07:00
insn32-64.decode
target/riscv: Allow generating hlv/hlvx/hsv instructions
2020-08-25 09:11:35 -07:00
insn32.decode
target/riscv: Allow generating hlv/hlvx/hsv instructions
2020-08-25 09:11:35 -07:00
instmap.h
target/riscv: progressively load the instruction during decode
2020-02-25 20:20:23 +00:00
internals.h
target/riscv: Add basic vmstate description of CPU
2020-11-03 07:17:23 -08:00
machine.c
target/riscv: Add V extension state description
2020-11-03 07:17:23 -08:00
meson.build
target/riscv: Add basic vmstate description of CPU
2020-11-03 07:17:23 -08:00
monitor.c
hmp: Pass monitor to mon_get_cpu_env()
2020-11-13 12:45:51 +00:00
op_helper.c
target/riscv/pmp: Raise exception if no PMP entry is configured
2021-01-16 10:57:21 -08:00
pmp.c
target/riscv/pmp: Raise exception if no PMP entry is configured
2021-01-16 10:57:21 -08:00
pmp.h
target/riscv/pmp: Raise exception if no PMP entry is configured
2021-01-16 10:57:21 -08:00
trace-events
trace-events: Fix attribution of trace points to source
2020-09-09 17:17:58 +01:00
trace.h
trace: switch position of headers to what Meson requires
2020-08-21 06:18:24 -04:00
translate.c
riscv: Add semihosting support
2021-01-18 10:05:06 +00:00
vector_helper.c
softfloat: Implement the full set of comparisons for float16
2020-08-28 10:48:07 -07:00