128 lines
4.3 KiB
Plaintext
128 lines
4.3 KiB
Plaintext
#
|
|
# OpenRISC instruction decode definitions.
|
|
#
|
|
# Copyright (c) 2018 Richard Henderson <rth@twiddle.net>
|
|
#
|
|
# This library is free software; you can redistribute it and/or
|
|
# modify it under the terms of the GNU Lesser General Public
|
|
# License as published by the Free Software Foundation; either
|
|
# version 2 of the License, or (at your option) any later version.
|
|
#
|
|
# This library is distributed in the hope that it will be useful,
|
|
# but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
# Lesser General Public License for more details.
|
|
#
|
|
# You should have received a copy of the GNU Lesser General Public
|
|
# License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
#
|
|
|
|
&dab d a b
|
|
&da d a
|
|
&ab a b
|
|
|
|
####
|
|
# System Instructions
|
|
####
|
|
|
|
l_sys 001000 0000000000 k:16
|
|
l_trap 001000 0100000000 k:16
|
|
l_msync 001000 1000000000 00000000 00000000
|
|
l_psync 001000 1010000000 00000000 00000000
|
|
l_csync 001000 1100000000 00000000 00000000
|
|
|
|
l_rfe 001001 ----- ----- -------- --------
|
|
|
|
####
|
|
# Branch Instructions
|
|
####
|
|
|
|
l_j 000000 n:s26
|
|
l_jal 000001 n:s26
|
|
l_bnf 000011 n:s26
|
|
l_bf 000100 n:s26
|
|
|
|
l_jr 010001 ---------- b:5 -----------
|
|
l_jalr 010010 ---------- b:5 -----------
|
|
|
|
####
|
|
# Memory Instructions
|
|
####
|
|
|
|
&load d a i
|
|
@load ...... d:5 a:5 i:s16 &load
|
|
|
|
%store_i 21:s5 0:11
|
|
&store a b i
|
|
@store ...... ..... a:5 b:5 ........... &store i=%store_i
|
|
|
|
l_lwa 011011 ..... ..... ........ ........ @load
|
|
l_lwz 100001 ..... ..... ........ ........ @load
|
|
l_lws 100010 ..... ..... ........ ........ @load
|
|
l_lbz 100011 ..... ..... ........ ........ @load
|
|
l_lbs 100100 ..... ..... ........ ........ @load
|
|
l_lhz 100101 ..... ..... ........ ........ @load
|
|
l_lhs 100110 ..... ..... ........ ........ @load
|
|
|
|
l_swa 110011 ..... ..... ..... ........... @store
|
|
l_sw 110101 ..... ..... ..... ........... @store
|
|
l_sb 110110 ..... ..... ..... ........... @store
|
|
l_sh 110111 ..... ..... ..... ........... @store
|
|
|
|
####
|
|
# Immediate Operand Instructions
|
|
####
|
|
|
|
%mtspr_k 21:5 0:11
|
|
|
|
&rri d a i
|
|
&rrk d a k
|
|
@rri ...... d:5 a:5 i:s16 &rri
|
|
@rrk ...... d:5 a:5 k:16 &rrk
|
|
|
|
l_nop 000101 01--- ----- k:16
|
|
|
|
l_addi 100111 ..... ..... ........ ........ @rri
|
|
l_addic 101000 ..... ..... ........ ........ @rri
|
|
l_andi 101001 ..... ..... ........ ........ @rrk
|
|
l_ori 101010 ..... ..... ........ ........ @rrk
|
|
l_xori 101011 ..... ..... ........ ........ @rri
|
|
l_muli 101100 ..... ..... ........ ........ @rri
|
|
|
|
l_mfspr 101101 ..... ..... ........ ........ @rrk
|
|
l_mtspr 110000 ..... a:5 b:5 ........... k=%mtspr_k
|
|
|
|
l_maci 010011 ----- a:5 i:s16
|
|
|
|
####
|
|
# Arithmetic Instructions
|
|
####
|
|
|
|
l_exths 111000 d:5 a:5 ----- - 0000 -- 1100
|
|
l_extbs 111000 d:5 a:5 ----- - 0001 -- 1100
|
|
l_exthz 111000 d:5 a:5 ----- - 0010 -- 1100
|
|
l_extbz 111000 d:5 a:5 ----- - 0011 -- 1100
|
|
|
|
l_add 111000 d:5 a:5 b:5 - 00 ---- 0000
|
|
l_addc 111000 d:5 a:5 b:5 - 00 ---- 0001
|
|
l_sub 111000 d:5 a:5 b:5 - 00 ---- 0010
|
|
l_and 111000 d:5 a:5 b:5 - 00 ---- 0011
|
|
l_or 111000 d:5 a:5 b:5 - 00 ---- 0100
|
|
l_xor 111000 d:5 a:5 b:5 - 00 ---- 0101
|
|
l_cmov 111000 d:5 a:5 b:5 - 00 ---- 1110
|
|
l_ff1 111000 d:5 a:5 ----- - 00 ---- 1111
|
|
l_fl1 111000 d:5 a:5 ----- - 01 ---- 1111
|
|
|
|
l_sll 111000 d:5 a:5 b:5 - 0000 -- 1000
|
|
l_srl 111000 d:5 a:5 b:5 - 0001 -- 1000
|
|
l_sra 111000 d:5 a:5 b:5 - 0010 -- 1000
|
|
l_ror 111000 d:5 a:5 b:5 - 0011 -- 1000
|
|
|
|
l_mul 111000 d:5 a:5 b:5 - 11 ---- 0110
|
|
l_mulu 111000 d:5 a:5 b:5 - 11 ---- 1011
|
|
l_div 111000 d:5 a:5 b:5 - 11 ---- 1001
|
|
l_divu 111000 d:5 a:5 b:5 - 11 ---- 1010
|
|
|
|
l_muld 111000 ----- a:5 b:5 - 11 ---- 0111
|
|
l_muldu 111000 ----- a:5 b:5 - 11 ---- 1100
|