qemu-e2k/target-arm
Peter Maydell 6bc56d317f Base patches for MTTCG enablement.
-----BEGIN PGP SIGNATURE-----
 Version: GnuPG v2
 
 iQExBAABCAAbBQJYF07FFBxwYm9uemluaUByZWRoYXQuY29tAAoJEL/70l94x66D
 ppoIAI4AxWocso5WIUH6uEHjOAxw9ZNhZ92nF8VtcbvGtN/eh8Qk4jfRX+W/Jl0q
 D13Rm3m8ynNHqh8YFs+O6i/WSgxHGxKwb75mNr36HDnYnMFluTvRQkvYJUXRyRuL
 CVtNgy8+q8FbbWo+NiJ5I7gfk2Si4BQfZN0uCLqGuCwqvvA/spN13xUcpeBXEKhL
 TeDGZBT/atDnT2bRcve8E8g5/0RKjTL9EB0jwfJjHocT5bs+toPe6js9VnZDRNWN
 ZldcONgEHj3zAj9j7hTkVWFTGPSCx/tt6y6JeORq1oxk0mCCswEk0U9A3hLzLjc/
 94XHsLaEoZ7HNAKtkLc07NYhkQM=
 =+6Sj
 -----END PGP SIGNATURE-----

Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream-mttcg' into staging

Base patches for MTTCG enablement.

# gpg: Signature made Mon 31 Oct 2016 14:01:41 GMT
# gpg:                using RSA key 0xBFFBD25F78C7AE83
# gpg: Good signature from "Paolo Bonzini <bonzini@gnu.org>"
# gpg:                 aka "Paolo Bonzini <pbonzini@redhat.com>"
# Primary key fingerprint: 46F5 9FBD 57D6 12E7 BFD4  E2F7 7E15 100C CD36 69B1
#      Subkey fingerprint: F133 3857 4B66 2389 866C  7682 BFFB D25F 78C7 AE83

* remotes/bonzini/tags/for-upstream-mttcg:
  tcg: move locking for tb_invalidate_phys_page_range up
  *_run_on_cpu: introduce run_on_cpu_data type
  cpus: re-factor out handle_icount_deadline
  tcg: cpus rm tcg_exec_all()
  tcg: move tcg_exec_all and helpers above thread fn
  target-arm/arm-powerctl: wake up sleeping CPUs
  tcg: protect translation related stuff with tb_lock.
  translate-all: Add assert_(memory|tb)_lock annotations
  linux-user/elfload: ensure mmap_lock() held while setting up
  tcg: comment on which functions have to be called with tb_lock held
  cpu-exec: include cpu_index in CPU_LOG_EXEC messages
  translate-all: add DEBUG_LOCKING asserts
  translate_all: DEBUG_FLUSH -> DEBUG_TB_FLUSH
  cpus: make all_vcpus_paused() return bool

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2016-10-31 15:29:12 +00:00
..
arch_dump.c
arm_ldst.h
arm-powerctl.c target-arm/arm-powerctl: wake up sleeping CPUs 2016-10-31 10:51:16 +01:00
arm-powerctl.h
arm-semi.c
cpu64.c arm: Add an option to turn on/off vPMU support 2016-10-28 15:51:27 +01:00
cpu-qom.h exec: move cpu_exec_init() calls to realize functions 2016-10-24 17:29:16 -02:00
cpu.c arm: Add an option to turn on/off vPMU support 2016-10-28 15:51:27 +01:00
cpu.h arm: Add an option to turn on/off vPMU support 2016-10-28 15:51:27 +01:00
crypto_helper.c
gdbstub64.c
gdbstub.c
helper-a64.c target-arm: emulate aarch64's LL/SC using cmpxchg helpers 2016-10-26 08:29:02 -07:00
helper-a64.h target-arm: emulate aarch64's LL/SC using cmpxchg helpers 2016-10-26 08:29:02 -07:00
helper.c target-arm: Implement new HLT trap for semihosting 2016-10-24 16:26:56 +01:00
helper.h
internals.h target-arm: remove EXCP_STREX + cpu_exclusive_{test, info} 2016-10-26 08:29:02 -07:00
iwmmxt_helper.c
kvm32.c
kvm64.c arm: Add an option to turn on/off vPMU support 2016-10-28 15:51:27 +01:00
kvm_arm.h target-arm: move gicv3_class_name from machine to kvm_arm.h 2016-10-04 13:28:08 +01:00
kvm-consts.h
kvm-stub.c
kvm.c target-arm: kvm: use AddressSpace-specific listener 2016-10-17 19:22:16 +01:00
machine.c target-arm: move gicv3_class_name from machine to kvm_arm.h 2016-10-04 13:28:08 +01:00
Makefile.objs target-arm/arm-powerctl: wake up sleeping CPUs 2016-10-31 10:51:16 +01:00
monitor.c
neon_helper.c
op_addsub.h
op_helper.c Fix masking of PC lower bits when doing exception returns 2016-10-17 19:29:03 +01:00
psci.c
trace-events target-arm: Add trace events for the generic timers 2016-10-17 19:32:44 +01:00
translate-a64.c target-arm: emulate aarch64's LL/SC using cmpxchg helpers 2016-10-26 08:29:02 -07:00
translate.c target-arm: remove EXCP_STREX + cpu_exclusive_{test, info} 2016-10-26 08:29:02 -07:00
translate.h target-arm: remove EXCP_STREX + cpu_exclusive_{test, info} 2016-10-26 08:29:02 -07:00