d46259c037
Often, the only thing we need to know about the TCG host is the register size. Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
170 lines
5.7 KiB
C
170 lines
5.7 KiB
C
/*
|
|
* Tiny Code Generator for QEMU
|
|
*
|
|
* Copyright (c) 2018 SiFive, Inc
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef RISCV_TCG_TARGET_H
|
|
#define RISCV_TCG_TARGET_H
|
|
|
|
#define TCG_TARGET_INSN_UNIT_SIZE 4
|
|
#define TCG_TARGET_NB_REGS 32
|
|
#define MAX_CODE_GEN_BUFFER_SIZE ((size_t)-1)
|
|
|
|
typedef enum {
|
|
TCG_REG_ZERO,
|
|
TCG_REG_RA,
|
|
TCG_REG_SP,
|
|
TCG_REG_GP,
|
|
TCG_REG_TP,
|
|
TCG_REG_T0,
|
|
TCG_REG_T1,
|
|
TCG_REG_T2,
|
|
TCG_REG_S0,
|
|
TCG_REG_S1,
|
|
TCG_REG_A0,
|
|
TCG_REG_A1,
|
|
TCG_REG_A2,
|
|
TCG_REG_A3,
|
|
TCG_REG_A4,
|
|
TCG_REG_A5,
|
|
TCG_REG_A6,
|
|
TCG_REG_A7,
|
|
TCG_REG_S2,
|
|
TCG_REG_S3,
|
|
TCG_REG_S4,
|
|
TCG_REG_S5,
|
|
TCG_REG_S6,
|
|
TCG_REG_S7,
|
|
TCG_REG_S8,
|
|
TCG_REG_S9,
|
|
TCG_REG_S10,
|
|
TCG_REG_S11,
|
|
TCG_REG_T3,
|
|
TCG_REG_T4,
|
|
TCG_REG_T5,
|
|
TCG_REG_T6,
|
|
|
|
/* aliases */
|
|
TCG_AREG0 = TCG_REG_S0,
|
|
TCG_GUEST_BASE_REG = TCG_REG_S1,
|
|
TCG_REG_TMP0 = TCG_REG_T6,
|
|
TCG_REG_TMP1 = TCG_REG_T5,
|
|
TCG_REG_TMP2 = TCG_REG_T4,
|
|
} TCGReg;
|
|
|
|
/* used for function call generation */
|
|
#define TCG_REG_CALL_STACK TCG_REG_SP
|
|
#define TCG_TARGET_STACK_ALIGN 16
|
|
#define TCG_TARGET_CALL_STACK_OFFSET 0
|
|
#define TCG_TARGET_CALL_ARG_I32 TCG_CALL_ARG_NORMAL
|
|
#define TCG_TARGET_CALL_ARG_I64 TCG_CALL_ARG_NORMAL
|
|
#define TCG_TARGET_CALL_ARG_I128 TCG_CALL_ARG_NORMAL
|
|
#define TCG_TARGET_CALL_RET_I128 TCG_CALL_RET_NORMAL
|
|
|
|
#if defined(__riscv_arch_test) && defined(__riscv_zbb)
|
|
# define have_zbb true
|
|
#else
|
|
extern bool have_zbb;
|
|
#endif
|
|
|
|
/* optional instructions */
|
|
#define TCG_TARGET_HAS_movcond_i32 1
|
|
#define TCG_TARGET_HAS_div_i32 1
|
|
#define TCG_TARGET_HAS_rem_i32 1
|
|
#define TCG_TARGET_HAS_div2_i32 0
|
|
#define TCG_TARGET_HAS_rot_i32 have_zbb
|
|
#define TCG_TARGET_HAS_deposit_i32 0
|
|
#define TCG_TARGET_HAS_extract_i32 0
|
|
#define TCG_TARGET_HAS_sextract_i32 0
|
|
#define TCG_TARGET_HAS_extract2_i32 0
|
|
#define TCG_TARGET_HAS_add2_i32 1
|
|
#define TCG_TARGET_HAS_sub2_i32 1
|
|
#define TCG_TARGET_HAS_mulu2_i32 0
|
|
#define TCG_TARGET_HAS_muls2_i32 0
|
|
#define TCG_TARGET_HAS_muluh_i32 0
|
|
#define TCG_TARGET_HAS_mulsh_i32 0
|
|
#define TCG_TARGET_HAS_ext8s_i32 1
|
|
#define TCG_TARGET_HAS_ext16s_i32 1
|
|
#define TCG_TARGET_HAS_ext8u_i32 1
|
|
#define TCG_TARGET_HAS_ext16u_i32 1
|
|
#define TCG_TARGET_HAS_bswap16_i32 have_zbb
|
|
#define TCG_TARGET_HAS_bswap32_i32 have_zbb
|
|
#define TCG_TARGET_HAS_not_i32 1
|
|
#define TCG_TARGET_HAS_neg_i32 1
|
|
#define TCG_TARGET_HAS_andc_i32 have_zbb
|
|
#define TCG_TARGET_HAS_orc_i32 have_zbb
|
|
#define TCG_TARGET_HAS_eqv_i32 have_zbb
|
|
#define TCG_TARGET_HAS_nand_i32 0
|
|
#define TCG_TARGET_HAS_nor_i32 0
|
|
#define TCG_TARGET_HAS_clz_i32 have_zbb
|
|
#define TCG_TARGET_HAS_ctz_i32 have_zbb
|
|
#define TCG_TARGET_HAS_ctpop_i32 have_zbb
|
|
#define TCG_TARGET_HAS_brcond2 1
|
|
#define TCG_TARGET_HAS_setcond2 1
|
|
#define TCG_TARGET_HAS_qemu_st8_i32 0
|
|
|
|
#define TCG_TARGET_HAS_movcond_i64 1
|
|
#define TCG_TARGET_HAS_div_i64 1
|
|
#define TCG_TARGET_HAS_rem_i64 1
|
|
#define TCG_TARGET_HAS_div2_i64 0
|
|
#define TCG_TARGET_HAS_rot_i64 have_zbb
|
|
#define TCG_TARGET_HAS_deposit_i64 0
|
|
#define TCG_TARGET_HAS_extract_i64 0
|
|
#define TCG_TARGET_HAS_sextract_i64 0
|
|
#define TCG_TARGET_HAS_extract2_i64 0
|
|
#define TCG_TARGET_HAS_extrl_i64_i32 1
|
|
#define TCG_TARGET_HAS_extrh_i64_i32 1
|
|
#define TCG_TARGET_HAS_ext8s_i64 1
|
|
#define TCG_TARGET_HAS_ext16s_i64 1
|
|
#define TCG_TARGET_HAS_ext32s_i64 1
|
|
#define TCG_TARGET_HAS_ext8u_i64 1
|
|
#define TCG_TARGET_HAS_ext16u_i64 1
|
|
#define TCG_TARGET_HAS_ext32u_i64 1
|
|
#define TCG_TARGET_HAS_bswap16_i64 have_zbb
|
|
#define TCG_TARGET_HAS_bswap32_i64 have_zbb
|
|
#define TCG_TARGET_HAS_bswap64_i64 have_zbb
|
|
#define TCG_TARGET_HAS_not_i64 1
|
|
#define TCG_TARGET_HAS_neg_i64 1
|
|
#define TCG_TARGET_HAS_andc_i64 have_zbb
|
|
#define TCG_TARGET_HAS_orc_i64 have_zbb
|
|
#define TCG_TARGET_HAS_eqv_i64 have_zbb
|
|
#define TCG_TARGET_HAS_nand_i64 0
|
|
#define TCG_TARGET_HAS_nor_i64 0
|
|
#define TCG_TARGET_HAS_clz_i64 have_zbb
|
|
#define TCG_TARGET_HAS_ctz_i64 have_zbb
|
|
#define TCG_TARGET_HAS_ctpop_i64 have_zbb
|
|
#define TCG_TARGET_HAS_add2_i64 1
|
|
#define TCG_TARGET_HAS_sub2_i64 1
|
|
#define TCG_TARGET_HAS_mulu2_i64 0
|
|
#define TCG_TARGET_HAS_muls2_i64 0
|
|
#define TCG_TARGET_HAS_muluh_i64 1
|
|
#define TCG_TARGET_HAS_mulsh_i64 1
|
|
|
|
#define TCG_TARGET_HAS_qemu_ldst_i128 0
|
|
|
|
#define TCG_TARGET_DEFAULT_MO (0)
|
|
|
|
#define TCG_TARGET_NEED_LDST_LABELS
|
|
#define TCG_TARGET_NEED_POOL_LABELS
|
|
|
|
#endif
|