70de096748
The processor stop status and control register (PSSCR) is used to
control the power saving facilities of the thread. The exit criterion
bit (EC) is used to specify whether the thread should be woken by any
interrupt (EC == 0) or only an interrupt enabled in the LPCR to wake the
thread (EC == 1).
The rtas facilities start-cpu and self-stop are used to transition a
vcpu between the stopped and running states. When a vcpu is stopped it
may only be started again by the start-cpu rtas call.
Currently a vcpu in the stopped state will start again whenever an
interrupt comes along due to PSSCR_EC being cleared, and while this is
architecturally correct for a hardware thread, a vcpu is expected to
only be woken by calling start-cpu. This means when performing a reboot
on a tcg machine that the secondary threads will restart while the
primary is still in slof, this is unsupported and causes call traces
like:
SLOF **********************************************************************
QEMU Starting
Build Date = Jan 14 2019 18:00:39
FW Version = git-a5b428e1c1eae703
Press "s" to enter Open Firmware.
qemu: fatal: Trying to deliver HV exception (MSR) 70 with no HV support
NIP 6d61676963313230 LR 000000003dbe0308 CTR 6d61676963313233 XER 0000000000000000 CPU#1
MSR 0000000000000000 HID0 0000000000000000 HF 0000000000000000 iidx 3 didx 3
TB 00000026 115746031956 DECR 18446744073326238463
GPR00 000000003dbe0308 000000003e669fe0 000000003dc10700 0000000000000003
GPR04 000000003dc62198 000000003dc62178 000000003dc0ea48 0000000000000030
GPR08 000000003dc621a8 0000000000000018 000000003e466008 000000003dc50700
GPR12 c00000000093a4e0 c00000003ffff300 c00000003e533f90 0000000000000000
GPR16 0000000000000000 0000000000000000 000000003e466010 000000003dc0b040
GPR20 0000000000008000 000000000000f003 0000000000000006 000000003e66a050
GPR24 000000003dc06400 000000003dc0ae70 0000000000000003 000000000000f001
GPR28 000000003e66a060 ffffffffffffffff 6d61676963313233 0000000000000028
CR 28000222 [ E L - - - E E E ] RES ffffffffffffffff
FPR00 0000000000000000 0000000000000000 0000000000000000 0000000000000000
FPR04 0000000000000000 0000000000000000 0000000000000000 0000000000000000
FPR08 0000000000000000 0000000000000000 0000000000000000 00000000311825e0
FPR12 00000000311825e0 0000000000000000 0000000000000000 0000000000000000
FPR16 0000000000000000 0000000000000000 0000000000000000 0000000000000000
FPR20 0000000000000000 0000000000000000 0000000000000000 0000000000000000
FPR24 0000000000000000 0000000000000000 0000000000000000 0000000000000000
FPR28 0000000000000000 0000000000000000 0000000000000000 0000000000000000
FPSCR 0000000000000000
SRR0 000000003dbe06b0 SRR1 0000000000080000 PVR 00000000004e1200 VRSAVE 0000000000000000
SPRG0 000000003dbe0308 SPRG1 000000003e669fe0 SPRG2 00000000000000d8 SPRG3 000000003dbe0308
SPRG4 0000000000000000 SPRG5 0000000000000000 SPRG6 0000000000000000 SPRG7 0000000000000000
HSRR0 6d61676963313230 HSRR1 0000000000000000
CFAR 000000003dbe3e64
LPCR 0000000004020008
PTCR 0000000000000000 DAR 0000000000000000 DSISR 0000000000000000
Aborted (core dumped)
To fix this, set the PSSCR_EC bit when a vcpu is stopped to disable it
from coming back online until the start-cpu rtas call is made.
Fixes: 21c0d66a9c
("target/ppc: Fix support for "STOP light" states on POWER9")
Signed-off-by: Suraj Jitindar Singh <sjitindarsingh@gmail.com>
Message-Id: <20190516005744.24366-1-sjitindarsingh@gmail.com>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
499 lines
16 KiB
C
499 lines
16 KiB
C
/*
|
|
* QEMU PowerPC pSeries Logical Partition (aka sPAPR) hardware System Emulator
|
|
*
|
|
* Hypercall based emulated RTAS
|
|
*
|
|
* Copyright (c) 2010-2011 David Gibson, IBM Corporation.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*
|
|
*/
|
|
#include "qemu/osdep.h"
|
|
#include "cpu.h"
|
|
#include "qemu/log.h"
|
|
#include "qemu/error-report.h"
|
|
#include "sysemu/sysemu.h"
|
|
#include "hw/qdev.h"
|
|
#include "sysemu/device_tree.h"
|
|
#include "sysemu/cpus.h"
|
|
#include "sysemu/hw_accel.h"
|
|
#include "kvm_ppc.h"
|
|
|
|
#include "hw/ppc/spapr.h"
|
|
#include "hw/ppc/spapr_vio.h"
|
|
#include "hw/ppc/spapr_rtas.h"
|
|
#include "hw/ppc/spapr_cpu_core.h"
|
|
#include "hw/ppc/ppc.h"
|
|
#include "hw/boards.h"
|
|
|
|
#include <libfdt.h>
|
|
#include "hw/ppc/spapr_drc.h"
|
|
#include "qemu/cutils.h"
|
|
#include "trace.h"
|
|
#include "hw/ppc/fdt.h"
|
|
#include "target/ppc/mmu-hash64.h"
|
|
#include "target/ppc/mmu-book3s-v3.h"
|
|
|
|
static void rtas_display_character(PowerPCCPU *cpu, SpaprMachineState *spapr,
|
|
uint32_t token, uint32_t nargs,
|
|
target_ulong args,
|
|
uint32_t nret, target_ulong rets)
|
|
{
|
|
uint8_t c = rtas_ld(args, 0);
|
|
SpaprVioDevice *sdev = vty_lookup(spapr, 0);
|
|
|
|
if (!sdev) {
|
|
rtas_st(rets, 0, RTAS_OUT_HW_ERROR);
|
|
} else {
|
|
vty_putchars(sdev, &c, sizeof(c));
|
|
rtas_st(rets, 0, RTAS_OUT_SUCCESS);
|
|
}
|
|
}
|
|
|
|
static void rtas_power_off(PowerPCCPU *cpu, SpaprMachineState *spapr,
|
|
uint32_t token, uint32_t nargs, target_ulong args,
|
|
uint32_t nret, target_ulong rets)
|
|
{
|
|
if (nargs != 2 || nret != 1) {
|
|
rtas_st(rets, 0, RTAS_OUT_PARAM_ERROR);
|
|
return;
|
|
}
|
|
qemu_system_shutdown_request(SHUTDOWN_CAUSE_GUEST_SHUTDOWN);
|
|
cpu_stop_current();
|
|
rtas_st(rets, 0, RTAS_OUT_SUCCESS);
|
|
}
|
|
|
|
static void rtas_system_reboot(PowerPCCPU *cpu, SpaprMachineState *spapr,
|
|
uint32_t token, uint32_t nargs,
|
|
target_ulong args,
|
|
uint32_t nret, target_ulong rets)
|
|
{
|
|
if (nargs != 0 || nret != 1) {
|
|
rtas_st(rets, 0, RTAS_OUT_PARAM_ERROR);
|
|
return;
|
|
}
|
|
qemu_system_reset_request(SHUTDOWN_CAUSE_GUEST_RESET);
|
|
rtas_st(rets, 0, RTAS_OUT_SUCCESS);
|
|
}
|
|
|
|
static void rtas_query_cpu_stopped_state(PowerPCCPU *cpu_,
|
|
SpaprMachineState *spapr,
|
|
uint32_t token, uint32_t nargs,
|
|
target_ulong args,
|
|
uint32_t nret, target_ulong rets)
|
|
{
|
|
target_ulong id;
|
|
PowerPCCPU *cpu;
|
|
|
|
if (nargs != 1 || nret != 2) {
|
|
rtas_st(rets, 0, RTAS_OUT_PARAM_ERROR);
|
|
return;
|
|
}
|
|
|
|
id = rtas_ld(args, 0);
|
|
cpu = spapr_find_cpu(id);
|
|
if (cpu != NULL) {
|
|
if (CPU(cpu)->halted) {
|
|
rtas_st(rets, 1, 0);
|
|
} else {
|
|
rtas_st(rets, 1, 2);
|
|
}
|
|
|
|
rtas_st(rets, 0, RTAS_OUT_SUCCESS);
|
|
return;
|
|
}
|
|
|
|
/* Didn't find a matching cpu */
|
|
rtas_st(rets, 0, RTAS_OUT_PARAM_ERROR);
|
|
}
|
|
|
|
static void rtas_start_cpu(PowerPCCPU *callcpu, SpaprMachineState *spapr,
|
|
uint32_t token, uint32_t nargs,
|
|
target_ulong args,
|
|
uint32_t nret, target_ulong rets)
|
|
{
|
|
target_ulong id, start, r3;
|
|
PowerPCCPU *newcpu;
|
|
CPUPPCState *env;
|
|
PowerPCCPUClass *pcc;
|
|
target_ulong lpcr;
|
|
|
|
if (nargs != 3 || nret != 1) {
|
|
rtas_st(rets, 0, RTAS_OUT_PARAM_ERROR);
|
|
return;
|
|
}
|
|
|
|
id = rtas_ld(args, 0);
|
|
start = rtas_ld(args, 1);
|
|
r3 = rtas_ld(args, 2);
|
|
|
|
newcpu = spapr_find_cpu(id);
|
|
if (!newcpu) {
|
|
/* Didn't find a matching cpu */
|
|
rtas_st(rets, 0, RTAS_OUT_PARAM_ERROR);
|
|
return;
|
|
}
|
|
|
|
env = &newcpu->env;
|
|
pcc = POWERPC_CPU_GET_CLASS(newcpu);
|
|
|
|
if (!CPU(newcpu)->halted) {
|
|
rtas_st(rets, 0, RTAS_OUT_HW_ERROR);
|
|
return;
|
|
}
|
|
|
|
cpu_synchronize_state(CPU(newcpu));
|
|
|
|
env->msr = (1ULL << MSR_SF) | (1ULL << MSR_ME);
|
|
|
|
/* Enable Power-saving mode Exit Cause exceptions for the new CPU */
|
|
lpcr = env->spr[SPR_LPCR];
|
|
if (!pcc->interrupts_big_endian(callcpu)) {
|
|
lpcr |= LPCR_ILE;
|
|
}
|
|
if (env->mmu_model == POWERPC_MMU_3_00) {
|
|
/*
|
|
* New cpus are expected to start in the same radix/hash mode
|
|
* as the existing CPUs
|
|
*/
|
|
if (ppc64_v3_radix(callcpu)) {
|
|
lpcr |= LPCR_UPRT | LPCR_GTSE | LPCR_HR;
|
|
} else {
|
|
lpcr &= ~(LPCR_UPRT | LPCR_GTSE | LPCR_HR);
|
|
}
|
|
env->spr[SPR_PSSCR] &= ~PSSCR_EC;
|
|
}
|
|
ppc_store_lpcr(newcpu, lpcr);
|
|
|
|
/*
|
|
* Set the timebase offset of the new CPU to that of the invoking
|
|
* CPU. This helps hotplugged CPU to have the correct timebase
|
|
* offset.
|
|
*/
|
|
newcpu->env.tb_env->tb_offset = callcpu->env.tb_env->tb_offset;
|
|
|
|
spapr_cpu_set_entry_state(newcpu, start, r3);
|
|
|
|
qemu_cpu_kick(CPU(newcpu));
|
|
|
|
rtas_st(rets, 0, RTAS_OUT_SUCCESS);
|
|
}
|
|
|
|
static void rtas_stop_self(PowerPCCPU *cpu, SpaprMachineState *spapr,
|
|
uint32_t token, uint32_t nargs,
|
|
target_ulong args,
|
|
uint32_t nret, target_ulong rets)
|
|
{
|
|
CPUState *cs = CPU(cpu);
|
|
CPUPPCState *env = &cpu->env;
|
|
PowerPCCPUClass *pcc = POWERPC_CPU_GET_CLASS(cpu);
|
|
|
|
/* Disable Power-saving mode Exit Cause exceptions for the CPU.
|
|
* This could deliver an interrupt on a dying CPU and crash the
|
|
* guest.
|
|
* For the same reason, set PSSCR_EC.
|
|
*/
|
|
ppc_store_lpcr(cpu, env->spr[SPR_LPCR] & ~pcc->lpcr_pm);
|
|
env->spr[SPR_PSSCR] |= PSSCR_EC;
|
|
cs->halted = 1;
|
|
kvmppc_set_reg_ppc_online(cpu, 0);
|
|
qemu_cpu_kick(cs);
|
|
}
|
|
|
|
static inline int sysparm_st(target_ulong addr, target_ulong len,
|
|
const void *val, uint16_t vallen)
|
|
{
|
|
hwaddr phys = ppc64_phys_to_real(addr);
|
|
|
|
if (len < 2) {
|
|
return RTAS_OUT_SYSPARM_PARAM_ERROR;
|
|
}
|
|
stw_be_phys(&address_space_memory, phys, vallen);
|
|
cpu_physical_memory_write(phys + 2, val, MIN(len - 2, vallen));
|
|
return RTAS_OUT_SUCCESS;
|
|
}
|
|
|
|
static void rtas_ibm_get_system_parameter(PowerPCCPU *cpu,
|
|
SpaprMachineState *spapr,
|
|
uint32_t token, uint32_t nargs,
|
|
target_ulong args,
|
|
uint32_t nret, target_ulong rets)
|
|
{
|
|
target_ulong parameter = rtas_ld(args, 0);
|
|
target_ulong buffer = rtas_ld(args, 1);
|
|
target_ulong length = rtas_ld(args, 2);
|
|
target_ulong ret;
|
|
|
|
switch (parameter) {
|
|
case RTAS_SYSPARM_SPLPAR_CHARACTERISTICS: {
|
|
char *param_val = g_strdup_printf("MaxEntCap=%d,"
|
|
"DesMem=%" PRIu64 ","
|
|
"DesProcs=%d,"
|
|
"MaxPlatProcs=%d",
|
|
max_cpus,
|
|
current_machine->ram_size / MiB,
|
|
smp_cpus,
|
|
max_cpus);
|
|
ret = sysparm_st(buffer, length, param_val, strlen(param_val) + 1);
|
|
g_free(param_val);
|
|
break;
|
|
}
|
|
case RTAS_SYSPARM_DIAGNOSTICS_RUN_MODE: {
|
|
uint8_t param_val = DIAGNOSTICS_RUN_MODE_DISABLED;
|
|
|
|
ret = sysparm_st(buffer, length, ¶m_val, sizeof(param_val));
|
|
break;
|
|
}
|
|
case RTAS_SYSPARM_UUID:
|
|
ret = sysparm_st(buffer, length, (unsigned char *)&qemu_uuid,
|
|
(qemu_uuid_set ? 16 : 0));
|
|
break;
|
|
default:
|
|
ret = RTAS_OUT_NOT_SUPPORTED;
|
|
}
|
|
|
|
rtas_st(rets, 0, ret);
|
|
}
|
|
|
|
static void rtas_ibm_set_system_parameter(PowerPCCPU *cpu,
|
|
SpaprMachineState *spapr,
|
|
uint32_t token, uint32_t nargs,
|
|
target_ulong args,
|
|
uint32_t nret, target_ulong rets)
|
|
{
|
|
target_ulong parameter = rtas_ld(args, 0);
|
|
target_ulong ret = RTAS_OUT_NOT_SUPPORTED;
|
|
|
|
switch (parameter) {
|
|
case RTAS_SYSPARM_SPLPAR_CHARACTERISTICS:
|
|
case RTAS_SYSPARM_DIAGNOSTICS_RUN_MODE:
|
|
case RTAS_SYSPARM_UUID:
|
|
ret = RTAS_OUT_NOT_AUTHORIZED;
|
|
break;
|
|
}
|
|
|
|
rtas_st(rets, 0, ret);
|
|
}
|
|
|
|
static void rtas_ibm_os_term(PowerPCCPU *cpu,
|
|
SpaprMachineState *spapr,
|
|
uint32_t token, uint32_t nargs,
|
|
target_ulong args,
|
|
uint32_t nret, target_ulong rets)
|
|
{
|
|
qemu_system_guest_panicked(NULL);
|
|
|
|
rtas_st(rets, 0, RTAS_OUT_SUCCESS);
|
|
}
|
|
|
|
static void rtas_set_power_level(PowerPCCPU *cpu, SpaprMachineState *spapr,
|
|
uint32_t token, uint32_t nargs,
|
|
target_ulong args, uint32_t nret,
|
|
target_ulong rets)
|
|
{
|
|
int32_t power_domain;
|
|
|
|
if (nargs != 2 || nret != 2) {
|
|
rtas_st(rets, 0, RTAS_OUT_PARAM_ERROR);
|
|
return;
|
|
}
|
|
|
|
/* we currently only use a single, "live insert" powerdomain for
|
|
* hotplugged/dlpar'd resources, so the power is always live/full (100)
|
|
*/
|
|
power_domain = rtas_ld(args, 0);
|
|
if (power_domain != -1) {
|
|
rtas_st(rets, 0, RTAS_OUT_NOT_SUPPORTED);
|
|
return;
|
|
}
|
|
|
|
rtas_st(rets, 0, RTAS_OUT_SUCCESS);
|
|
rtas_st(rets, 1, 100);
|
|
}
|
|
|
|
static void rtas_get_power_level(PowerPCCPU *cpu, SpaprMachineState *spapr,
|
|
uint32_t token, uint32_t nargs,
|
|
target_ulong args, uint32_t nret,
|
|
target_ulong rets)
|
|
{
|
|
int32_t power_domain;
|
|
|
|
if (nargs != 1 || nret != 2) {
|
|
rtas_st(rets, 0, RTAS_OUT_PARAM_ERROR);
|
|
return;
|
|
}
|
|
|
|
/* we currently only use a single, "live insert" powerdomain for
|
|
* hotplugged/dlpar'd resources, so the power is always live/full (100)
|
|
*/
|
|
power_domain = rtas_ld(args, 0);
|
|
if (power_domain != -1) {
|
|
rtas_st(rets, 0, RTAS_OUT_NOT_SUPPORTED);
|
|
return;
|
|
}
|
|
|
|
rtas_st(rets, 0, RTAS_OUT_SUCCESS);
|
|
rtas_st(rets, 1, 100);
|
|
}
|
|
|
|
static struct rtas_call {
|
|
const char *name;
|
|
spapr_rtas_fn fn;
|
|
} rtas_table[RTAS_TOKEN_MAX - RTAS_TOKEN_BASE];
|
|
|
|
target_ulong spapr_rtas_call(PowerPCCPU *cpu, SpaprMachineState *spapr,
|
|
uint32_t token, uint32_t nargs, target_ulong args,
|
|
uint32_t nret, target_ulong rets)
|
|
{
|
|
if ((token >= RTAS_TOKEN_BASE) && (token < RTAS_TOKEN_MAX)) {
|
|
struct rtas_call *call = rtas_table + (token - RTAS_TOKEN_BASE);
|
|
|
|
if (call->fn) {
|
|
call->fn(cpu, spapr, token, nargs, args, nret, rets);
|
|
return H_SUCCESS;
|
|
}
|
|
}
|
|
|
|
/* HACK: Some Linux early debug code uses RTAS display-character,
|
|
* but assumes the token value is 0xa (which it is on some real
|
|
* machines) without looking it up in the device tree. This
|
|
* special case makes this work */
|
|
if (token == 0xa) {
|
|
rtas_display_character(cpu, spapr, 0xa, nargs, args, nret, rets);
|
|
return H_SUCCESS;
|
|
}
|
|
|
|
hcall_dprintf("Unknown RTAS token 0x%x\n", token);
|
|
rtas_st(rets, 0, RTAS_OUT_PARAM_ERROR);
|
|
return H_PARAMETER;
|
|
}
|
|
|
|
uint64_t qtest_rtas_call(char *cmd, uint32_t nargs, uint64_t args,
|
|
uint32_t nret, uint64_t rets)
|
|
{
|
|
int token;
|
|
|
|
for (token = 0; token < RTAS_TOKEN_MAX - RTAS_TOKEN_BASE; token++) {
|
|
if (strcmp(cmd, rtas_table[token].name) == 0) {
|
|
SpaprMachineState *spapr = SPAPR_MACHINE(qdev_get_machine());
|
|
PowerPCCPU *cpu = POWERPC_CPU(first_cpu);
|
|
|
|
rtas_table[token].fn(cpu, spapr, token + RTAS_TOKEN_BASE,
|
|
nargs, args, nret, rets);
|
|
return H_SUCCESS;
|
|
}
|
|
}
|
|
return H_PARAMETER;
|
|
}
|
|
|
|
void spapr_rtas_register(int token, const char *name, spapr_rtas_fn fn)
|
|
{
|
|
assert((token >= RTAS_TOKEN_BASE) && (token < RTAS_TOKEN_MAX));
|
|
|
|
token -= RTAS_TOKEN_BASE;
|
|
|
|
assert(!name || !rtas_table[token].name);
|
|
|
|
rtas_table[token].name = name;
|
|
rtas_table[token].fn = fn;
|
|
}
|
|
|
|
void spapr_dt_rtas_tokens(void *fdt, int rtas)
|
|
{
|
|
int i;
|
|
|
|
for (i = 0; i < RTAS_TOKEN_MAX - RTAS_TOKEN_BASE; i++) {
|
|
struct rtas_call *call = &rtas_table[i];
|
|
|
|
if (!call->name) {
|
|
continue;
|
|
}
|
|
|
|
_FDT(fdt_setprop_cell(fdt, rtas, call->name, i + RTAS_TOKEN_BASE));
|
|
}
|
|
}
|
|
|
|
void spapr_load_rtas(SpaprMachineState *spapr, void *fdt, hwaddr addr)
|
|
{
|
|
int rtas_node;
|
|
int ret;
|
|
|
|
/* Copy RTAS blob into guest RAM */
|
|
cpu_physical_memory_write(addr, spapr->rtas_blob, spapr->rtas_size);
|
|
|
|
ret = fdt_add_mem_rsv(fdt, addr, spapr->rtas_size);
|
|
if (ret < 0) {
|
|
error_report("Couldn't add RTAS reserve entry: %s",
|
|
fdt_strerror(ret));
|
|
exit(1);
|
|
}
|
|
|
|
/* Update the device tree with the blob's location */
|
|
rtas_node = fdt_path_offset(fdt, "/rtas");
|
|
assert(rtas_node >= 0);
|
|
|
|
ret = fdt_setprop_cell(fdt, rtas_node, "linux,rtas-base", addr);
|
|
if (ret < 0) {
|
|
error_report("Couldn't add linux,rtas-base property: %s",
|
|
fdt_strerror(ret));
|
|
exit(1);
|
|
}
|
|
|
|
ret = fdt_setprop_cell(fdt, rtas_node, "linux,rtas-entry", addr);
|
|
if (ret < 0) {
|
|
error_report("Couldn't add linux,rtas-entry property: %s",
|
|
fdt_strerror(ret));
|
|
exit(1);
|
|
}
|
|
|
|
ret = fdt_setprop_cell(fdt, rtas_node, "rtas-size", spapr->rtas_size);
|
|
if (ret < 0) {
|
|
error_report("Couldn't add rtas-size property: %s",
|
|
fdt_strerror(ret));
|
|
exit(1);
|
|
}
|
|
}
|
|
|
|
static void core_rtas_register_types(void)
|
|
{
|
|
spapr_rtas_register(RTAS_DISPLAY_CHARACTER, "display-character",
|
|
rtas_display_character);
|
|
spapr_rtas_register(RTAS_POWER_OFF, "power-off", rtas_power_off);
|
|
spapr_rtas_register(RTAS_SYSTEM_REBOOT, "system-reboot",
|
|
rtas_system_reboot);
|
|
spapr_rtas_register(RTAS_QUERY_CPU_STOPPED_STATE, "query-cpu-stopped-state",
|
|
rtas_query_cpu_stopped_state);
|
|
spapr_rtas_register(RTAS_START_CPU, "start-cpu", rtas_start_cpu);
|
|
spapr_rtas_register(RTAS_STOP_SELF, "stop-self", rtas_stop_self);
|
|
spapr_rtas_register(RTAS_IBM_GET_SYSTEM_PARAMETER,
|
|
"ibm,get-system-parameter",
|
|
rtas_ibm_get_system_parameter);
|
|
spapr_rtas_register(RTAS_IBM_SET_SYSTEM_PARAMETER,
|
|
"ibm,set-system-parameter",
|
|
rtas_ibm_set_system_parameter);
|
|
spapr_rtas_register(RTAS_IBM_OS_TERM, "ibm,os-term",
|
|
rtas_ibm_os_term);
|
|
spapr_rtas_register(RTAS_SET_POWER_LEVEL, "set-power-level",
|
|
rtas_set_power_level);
|
|
spapr_rtas_register(RTAS_GET_POWER_LEVEL, "get-power-level",
|
|
rtas_get_power_level);
|
|
}
|
|
|
|
type_init(core_rtas_register_types)
|