qemu-e2k

History

Michael Walle 81e9cbd0ca lm32: take BQL before writing IP/IM register Writing to these registers may raise an interrupt request. Actually, this prevents the milkymist board from starting. Cc: qemu-stable@nongnu.org Signed-off-by: Michael Walle <michael@walle.cc> Tested-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Alex Bennée <alex.bennee@linaro.org>		2018-05-21 13:37:12 +02:00
..
cpu-qom.h
cpu.c	qom: introduce object_class_get_list_sorted	2018-03-12 15:21:10 +01:00
cpu.h	cpu: get rid of unused cpu_init() defines	2018-03-19 14:10:36 -03:00
gdbstub.c
helper.c	accel/tcg: add size paremeter in tlb_fill()	2018-01-25 16:02:24 +01:00
helper.h
lm32-semi.c
machine.c
Makefile.objs
op_helper.c	lm32: take BQL before writing IP/IM register	2018-05-21 13:37:12 +02:00
README
TODO
translate.c	target/lm32: avoid integer overflow in next_page PC check	2018-05-09 10:12:21 -07:00

README

LatticeMico32 target
--------------------

General
-------
All opcodes including the JUART CSRs are supported.


JTAG UART
---------
JTAG UART is routed to a serial console device. For the current boards it
is the second one. Ie to enable it in the qemu virtual console window use
the following command line parameters:
  -serial vc -serial vc
This will make serial0 (the lm32_uart) and serial1 (the JTAG UART)
available as virtual consoles.


Semihosting
-----------
Semihosting on this target is supported. Some system calls like read, write
and exit are executed on the host if semihosting is enabled. See
target/lm32-semi.c for all supported system calls. Emulation aware programs
can use this mechanism to shut down the virtual machine and print to the
host console. See the tcg tests for an example.


Special instructions
--------------------
The translation recognizes one special instruction to halt the cpu:
  and r0, r0, r0
On real hardware this instruction is a nop. It is not used by GCC and
should (hopefully) not be used within hand-crafted assembly.
Insert this instruction in your idle loop to reduce the cpu load on the
host.


Ignoring the MSB of the address bus
-----------------------------------
Some SoC ignores the MSB on the address bus. Thus creating a shadow memory
area. As a general rule, 0x00000000-0x7fffffff is cached, whereas
0x80000000-0xffffffff is not cached and used to access IO devices. This
behaviour can be enabled with:
  cpu_lm32_set_phys_msb_ignore(env, 1);