37a011e9ba
The UART IRQ is edge sensitive, whereas the machine was registering it as level sensitive. Fix. Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com> Signed-off-by: Edgar E. Iglesias <edgar.iglesias@gmail.com> |
||
---|---|---|
.. | ||
boot.c | ||
boot.h | ||
Makefile.objs | ||
petalogix_ml605_mmu.c | ||
petalogix_s3adsp1800_mmu.c | ||
pic_cpu.c | ||
pic_cpu.h |