| .. |
|
insn_trans
|
target/riscv: rvv-1.0: vf[w]redsum distinguish between ordered/unordered
|
2022-09-27 11:23:57 +10:00 |
|
arch_dump.c
|
dump: Replace opaque DumpState pointer with a typed one
|
2022-10-06 19:30:43 +04:00 |
|
bitmanip_helper.c
|
target/riscv: rvk: add support for zbkx extension
|
2022-04-29 10:47:45 +10:00 |
|
common-semi-target.h
|
semihosting: Split out common-semi-target.h
|
2022-06-28 04:35:07 +05:30 |
|
cpu_bits.h
|
target/riscv: debug: Introduce tinfo CSR
|
2022-09-27 11:23:57 +10:00 |
|
cpu_helper.c
|
target/riscv: Honour -semihosting-config userspace=on and enable=on
|
2022-09-13 17:18:21 +01:00 |
|
cpu_user.h
|
|
|
|
cpu-param.h
|
Normalize header guard symbol definition
|
2022-05-11 16:50:26 +02:00 |
|
cpu.c
|
accel/tcg: Introduce tb_pc and log_pc
|
2022-10-04 12:13:12 -07:00 |
|
cpu.h
|
dump: Replace opaque DumpState pointer with a typed one
|
2022-10-06 19:30:43 +04:00 |
|
crypto_helper.c
|
target/riscv: rvk: add support for zksed/zksh extension
|
2022-04-29 10:47:45 +10:00 |
|
csr.c
|
target/riscv: debug: Introduce tinfo CSR
|
2022-09-27 11:23:57 +10:00 |
|
debug.c
|
target/riscv: debug: Add initial support of type 6 trigger
|
2022-09-27 11:23:57 +10:00 |
|
debug.h
|
target/riscv: debug: Add initial support of type 6 trigger
|
2022-09-27 11:23:57 +10:00 |
|
fpu_helper.c
|
target/riscv: add support for zhinx/zhinxmin
|
2022-03-03 13:14:50 +10:00 |
|
gdbstub.c
|
target/riscv: Check the correct exception cause in vector GDB stub
|
2022-09-27 07:04:38 +10:00 |
|
helper.h
|
target/riscv: rvv-1.0: vf[w]redsum distinguish between ordered/unordered
|
2022-09-27 11:23:57 +10:00 |
|
insn16.decode
|
target/riscv: fix shifts shamt value for rv128c
|
2022-09-07 09:18:32 +02:00 |
|
insn32.decode
|
target/riscv: rvv-1.0: vf[w]redsum distinguish between ordered/unordered
|
2022-09-27 11:23:57 +10:00 |
|
instmap.h
|
target/riscv: Update [m|h]tinst CSR in riscv_cpu_do_interrupt()
|
2022-09-07 09:18:32 +02:00 |
|
internals.h
|
target/riscv: rvv: Add mask agnostic for vv instructions
|
2022-09-07 09:18:32 +02:00 |
|
Kconfig
|
|
|
|
kvm_riscv.h
|
target/riscv: Support setting external interrupt by KVM
|
2022-01-21 15:52:56 +10:00 |
|
kvm-stub.c
|
target/riscv: Support setting external interrupt by KVM
|
2022-01-21 15:52:56 +10:00 |
|
kvm.c
|
kvm: allow target-specific accelerator properties
|
2022-10-10 09:23:16 +02:00 |
|
m128_helper.c
|
target/riscv: support for 128-bit M extension
|
2022-01-08 15:46:10 +10:00 |
|
machine.c
|
target/riscv: debug: Introduce tdata1, tdata2, and tdata3 CSRs
|
2022-09-27 11:23:57 +10:00 |
|
meson.build
|
target/riscv: Add stimecmp support
|
2022-09-07 09:19:15 +02:00 |
|
monitor.c
|
target/riscv: Fix incorrect PTE merge in walk_pte
|
2022-04-29 10:47:46 +10:00 |
|
op_helper.c
|
target/riscv: rvk: add CSR support for Zkr
|
2022-04-29 10:47:45 +10:00 |
|
pmp.c
|
target/riscv/pmp: guard against PMP ranges with a negative size
|
2022-07-03 10:03:20 +10:00 |
|
pmp.h
|
target/riscv: rvk: add CSR support for Zkr
|
2022-04-29 10:47:45 +10:00 |
|
pmu.c
|
hw/riscv: virt: Add PMU DT node to the device tree
|
2022-09-07 09:19:15 +02:00 |
|
pmu.h
|
hw/riscv: virt: Add PMU DT node to the device tree
|
2022-09-07 09:19:15 +02:00 |
|
sbi_ecall_interface.h
|
Clean up ill-advised or unusual header guards
|
2022-05-11 16:50:01 +02:00 |
|
time_helper.c
|
target/riscv: Add vstimecmp support
|
2022-09-07 09:19:15 +02:00 |
|
time_helper.h
|
target/riscv: Add stimecmp support
|
2022-09-07 09:19:15 +02:00 |
|
trace-events
|
|
|
|
trace.h
|
|
|
|
translate.c
|
target/riscv: Honour -semihosting-config userspace=on and enable=on
|
2022-09-13 17:18:21 +01:00 |
|
vector_helper.c
|
target/riscv: rvv-1.0: vf[w]redsum distinguish between ordered/unordered
|
2022-09-27 11:23:57 +10:00 |
|
XVentanaCondOps.decode
|
target/riscv: Add XVentanaCondOps custom extension
|
2022-02-16 12:24:18 +10:00 |
bb76f8e275