c1f27a0c6a
Otherwise tcg_handle_interrupt() triggers an assertion failure: #5 0x0000555555c97369 in tcg_handle_interrupt (cpu=0x555557434cb0, mask=2) at ../accel/tcg/tcg-accel-ops.c:83 #6 tcg_handle_interrupt (cpu=0x555557434cb0, mask=2) at ../accel/tcg/tcg-accel-ops.c:81 #7 0x0000555555b4d58b in pic_irq_request (opaque=<optimized out>, irq=<optimized out>, level=1) at ../hw/i386/x86.c:555 #8 0x0000555555b4f218 in gsi_handler (opaque=0x5555579423d0, n=13, level=1) at ../hw/i386/x86.c:611 #9 0x00007fffa42bde14 in code_gen_buffer () #10 0x0000555555c724bb in cpu_tb_exec (cpu=cpu@entry=0x555557434cb0, itb=<optimized out>, tb_exit=tb_exit@entry=0x7fffe9bfd658) at ../accel/tcg/cpu-exec.c:457 Cc: qemu-stable@nongnu.org Resolves: https://gitlab.com/qemu-project/qemu/-/issues/1808 Reported-by: NyanCatTW1 <https://gitlab.com/a0939712328> Co-developed-by: Richard Henderson <richard.henderson@linaro.org>' Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
64 lines
1.9 KiB
C
64 lines
1.9 KiB
C
/*
|
|
* x86 FPU, MMX/3DNow!/SSE/SSE2/SSE3/SSSE3/SSE4/PNI helpers (sysemu code)
|
|
*
|
|
* Copyright (c) 2003 Fabrice Bellard
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#include "qemu/osdep.h"
|
|
#include "qemu/main-loop.h"
|
|
#include "cpu.h"
|
|
#include "hw/irq.h"
|
|
|
|
static qemu_irq ferr_irq;
|
|
|
|
void x86_register_ferr_irq(qemu_irq irq)
|
|
{
|
|
ferr_irq = irq;
|
|
}
|
|
|
|
void fpu_check_raise_ferr_irq(CPUX86State *env)
|
|
{
|
|
if (ferr_irq && !(env->hflags2 & HF2_IGNNE_MASK)) {
|
|
qemu_mutex_lock_iothread();
|
|
qemu_irq_raise(ferr_irq);
|
|
qemu_mutex_unlock_iothread();
|
|
return;
|
|
}
|
|
}
|
|
|
|
void cpu_clear_ignne(void)
|
|
{
|
|
CPUX86State *env = &X86_CPU(first_cpu)->env;
|
|
env->hflags2 &= ~HF2_IGNNE_MASK;
|
|
}
|
|
|
|
void cpu_set_ignne(void)
|
|
{
|
|
CPUX86State *env = &X86_CPU(first_cpu)->env;
|
|
|
|
assert(qemu_mutex_iothread_locked());
|
|
|
|
env->hflags2 |= HF2_IGNNE_MASK;
|
|
/*
|
|
* We get here in response to a write to port F0h. The chipset should
|
|
* deassert FP_IRQ and FERR# instead should stay signaled until FPSW_SE is
|
|
* cleared, because FERR# and FP_IRQ are two separate pins on real
|
|
* hardware. However, we don't model FERR# as a qemu_irq, so we just
|
|
* do directly what the chipset would do, i.e. deassert FP_IRQ.
|
|
*/
|
|
qemu_irq_lower(ferr_irq);
|
|
}
|