ce2918cbc3
The qemu coding standard is to use CamelCase for type and structure names,
and the pseries code follows that... sort of. There are quite a lot of
places where we bend the rules in order to preserve the capitalization of
internal acronyms like "PHB", "TCE", "DIMM" and most commonly "sPAPR".
That was a bad idea - it frequently leads to names ending up with hard to
read clusters of capital letters, and means they don't catch the eye as
type identifiers, which is kind of the point of the CamelCase convention in
the first place.
In short, keeping type identifiers look like CamelCase is more important
than preserving standard capitalization of internal "words". So, this
patch renames a heap of spapr internal type names to a more standard
CamelCase.
In addition to case changes, we also make some other identifier renames:
VIOsPAPR* -> SpaprVio*
The reverse word ordering was only ever used to mitigate the capital
cluster, so revert to the natural ordering.
VIOsPAPRVTYDevice -> SpaprVioVty
VIOsPAPRVLANDevice -> SpaprVioVlan
Brevity, since the "Device" didn't add useful information
sPAPRDRConnector -> SpaprDrc
sPAPRDRConnectorClass -> SpaprDrcClass
Brevity, and makes it clearer this is the same thing as a "DRC"
mentioned in many other places in the code
This is 100% a mechanical search-and-replace patch. It will, however,
conflict with essentially any and all outstanding patches touching the
spapr code.
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
59 lines
1.6 KiB
C
59 lines
1.6 KiB
C
/*
|
|
* sPAPR CPU core device.
|
|
*
|
|
* Copyright (C) 2016 Bharata B Rao <bharata@linux.vnet.ibm.com>
|
|
*
|
|
* This work is licensed under the terms of the GNU GPL, version 2 or later.
|
|
* See the COPYING file in the top-level directory.
|
|
*/
|
|
#ifndef HW_SPAPR_CPU_CORE_H
|
|
#define HW_SPAPR_CPU_CORE_H
|
|
|
|
#include "hw/qdev.h"
|
|
#include "hw/cpu/core.h"
|
|
#include "target/ppc/cpu-qom.h"
|
|
#include "target/ppc/cpu.h"
|
|
|
|
#define TYPE_SPAPR_CPU_CORE "spapr-cpu-core"
|
|
#define SPAPR_CPU_CORE(obj) \
|
|
OBJECT_CHECK(SpaprCpuCore, (obj), TYPE_SPAPR_CPU_CORE)
|
|
#define SPAPR_CPU_CORE_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(SpaprCpuCoreClass, (klass), TYPE_SPAPR_CPU_CORE)
|
|
#define SPAPR_CPU_CORE_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(SpaprCpuCoreClass, (obj), TYPE_SPAPR_CPU_CORE)
|
|
|
|
#define SPAPR_CPU_CORE_TYPE_NAME(model) model "-" TYPE_SPAPR_CPU_CORE
|
|
|
|
typedef struct SpaprCpuCore {
|
|
/*< private >*/
|
|
CPUCore parent_obj;
|
|
|
|
/*< public >*/
|
|
PowerPCCPU **threads;
|
|
int node_id;
|
|
bool pre_3_0_migration; /* older machine don't know about SpaprCpuState */
|
|
} SpaprCpuCore;
|
|
|
|
typedef struct SpaprCpuCoreClass {
|
|
DeviceClass parent_class;
|
|
const char *cpu_type;
|
|
} SpaprCpuCoreClass;
|
|
|
|
const char *spapr_get_cpu_core_type(const char *cpu_type);
|
|
void spapr_cpu_set_entry_state(PowerPCCPU *cpu, target_ulong nip, target_ulong r3);
|
|
|
|
typedef struct SpaprCpuState {
|
|
uint64_t vpa_addr;
|
|
uint64_t slb_shadow_addr, slb_shadow_size;
|
|
uint64_t dtl_addr, dtl_size;
|
|
struct ICPState *icp;
|
|
struct XiveTCTX *tctx;
|
|
} SpaprCpuState;
|
|
|
|
static inline SpaprCpuState *spapr_cpu_state(PowerPCCPU *cpu)
|
|
{
|
|
return (SpaprCpuState *)cpu->machine_data;
|
|
}
|
|
|
|
#endif
|