qemu-e2k/tests/tcg/ppc64/mtfsf.c
Paolo Bonzini 37b0dba45c tests/tcg: unify ppc64 and ppc64le Makefiles
Make tests/tcg/ppc64le include tests/tcg/ppc64 instead of duplicating
the rules.  Because the ppc64le vpath includes tests/tcg/ppc64 but
not vice versa, the tests have to be moved from tests/tcg/ppc64le/
to tests/tcg/ppc64.

Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
Message-Id: <20220929114231.583801-23-alex.bennee@linaro.org>
2022-10-06 11:53:40 +01:00

61 lines
1.7 KiB
C

#include <stdlib.h>
#include <stdint.h>
#include <assert.h>
#include <signal.h>
#include <sys/prctl.h>
#define MTFSF(FLM, FRB) asm volatile ("mtfsf %0, %1" :: "i" (FLM), "f" (FRB))
#define MFFS(FRT) asm("mffs %0" : "=f" (FRT))
#define FPSCR_VE 7 /* Floating-point invalid operation exception enable */
#define FPSCR_VXSOFT 10 /* Floating-point invalid operation exception (soft) */
#define FPSCR_FI 17 /* Floating-point fraction inexact */
#define FP_VE (1ull << FPSCR_VE)
#define FP_VXSOFT (1ull << FPSCR_VXSOFT)
#define FP_FI (1ull << FPSCR_FI)
void sigfpe_handler(int sig, siginfo_t *si, void *ucontext)
{
if (si->si_code == FPE_FLTINV) {
exit(0);
}
exit(1);
}
int main(void)
{
uint64_t fpscr;
struct sigaction sa = {
.sa_sigaction = sigfpe_handler,
.sa_flags = SA_SIGINFO
};
/*
* Enable the MSR bits F0 and F1 to enable exceptions.
* This shouldn't be needed in linux-user as these bits are enabled by
* default, but this allows to execute either in a VM or a real machine
* to compare the behaviors.
*/
prctl(PR_SET_FPEXC, PR_FP_EXC_PRECISE);
/* First test if the FI bit is being set correctly */
MTFSF(0b11111111, FP_FI);
MFFS(fpscr);
assert((fpscr & FP_FI) != 0);
/* Then test if the deferred exception is being called correctly */
sigaction(SIGFPE, &sa, NULL);
/*
* Although the VXSOFT exception has been chosen, based on test in a Power9
* any combination of exception bit + its enabling bit should work.
* But if a different exception is chosen si_code check should
* change accordingly.
*/
MTFSF(0b11111111, FP_VE | FP_VXSOFT);
return 1;
}