22d2e5351a
i386 and s390x implementations of op_add2 require an earlyclobber,
which is currently missing. This breaks VCKSM in s390x guests. E.g., on
x86_64 the following op:
add2_i32 tmp2,tmp3,tmp2,tmp3,tmp3,tmp2 dead: 0 2 3 4 5 pref=none,0xffff
is translated to:
addl %ebx, %r12d
adcl %r12d, %ebx
Introduce a new C_N1_O1_I4 constraint, and make sure that earlyclobber
of aliased outputs is honored.
Cc: qemu-stable@nongnu.org
Fixes: 82790a8709 ("tcg: Add markup for output requires new register")
Signed-off-by: Ilya Leoshkevich <iii@linux.ibm.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20230719221310.1968845-7-iii@linux.ibm.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
49 lines
1.1 KiB
C
49 lines
1.1 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Define S390 target-specific constraint sets.
|
|
* Copyright (c) 2021 Linaro
|
|
*/
|
|
|
|
/*
|
|
* C_On_Im(...) defines a constraint set with <n> outputs and <m> inputs.
|
|
* Each operand should be a sequence of constraint letters as defined by
|
|
* tcg-target-con-str.h; the constraint combination is inclusive or.
|
|
*
|
|
* C_Nn_Om_Ik(...) defines a constraint set with <n + m> outputs and <k>
|
|
* inputs, except that the first <n> outputs must use new registers.
|
|
*/
|
|
C_O0_I1(r)
|
|
C_O0_I2(r, r)
|
|
C_O0_I2(r, ri)
|
|
C_O0_I2(r, rA)
|
|
C_O0_I2(v, r)
|
|
C_O0_I3(o, m, r)
|
|
C_O1_I1(r, r)
|
|
C_O1_I1(v, r)
|
|
C_O1_I1(v, v)
|
|
C_O1_I1(v, vr)
|
|
C_O1_I2(r, 0, ri)
|
|
C_O1_I2(r, 0, rI)
|
|
C_O1_I2(r, 0, rJ)
|
|
C_O1_I2(r, r, r)
|
|
C_O1_I2(r, r, ri)
|
|
C_O1_I2(r, r, rA)
|
|
C_O1_I2(r, r, rI)
|
|
C_O1_I2(r, r, rJ)
|
|
C_O1_I2(r, r, rK)
|
|
C_O1_I2(r, r, rKR)
|
|
C_O1_I2(r, r, rNK)
|
|
C_O1_I2(r, r, rNKR)
|
|
C_O1_I2(r, rZ, r)
|
|
C_O1_I2(v, v, r)
|
|
C_O1_I2(v, v, v)
|
|
C_O1_I3(v, v, v, v)
|
|
C_O1_I4(r, r, ri, rI, r)
|
|
C_O1_I4(r, r, rA, rI, r)
|
|
C_O2_I1(o, m, r)
|
|
C_O2_I2(o, m, 0, r)
|
|
C_O2_I2(o, m, r, r)
|
|
C_O2_I3(o, m, 0, 1, r)
|
|
C_N1_O1_I4(r, r, 0, 1, ri, r)
|
|
C_N1_O1_I4(r, r, 0, 1, rA, r)
|