3d1b2ff62c
Since all backends have been converted, remove the compatibility code. Acked-by: Claudio Fontana <claudio.fontana@huawei.com> Signed-off-by: Richard Henderson <rth@twiddle.net>
205 lines
8.0 KiB
C
205 lines
8.0 KiB
C
/*
|
|
* Tiny Code Generator for QEMU
|
|
*
|
|
* Copyright (c) 2008 Fabrice Bellard
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
/*
|
|
* DEF(name, oargs, iargs, cargs, flags)
|
|
*/
|
|
|
|
/* predefined ops */
|
|
DEF(end, 0, 0, 0, TCG_OPF_NOT_PRESENT) /* must be kept first */
|
|
DEF(nop, 0, 0, 0, TCG_OPF_NOT_PRESENT)
|
|
DEF(nop1, 0, 0, 1, TCG_OPF_NOT_PRESENT)
|
|
DEF(nop2, 0, 0, 2, TCG_OPF_NOT_PRESENT)
|
|
DEF(nop3, 0, 0, 3, TCG_OPF_NOT_PRESENT)
|
|
|
|
/* variable number of parameters */
|
|
DEF(nopn, 0, 0, 1, TCG_OPF_NOT_PRESENT)
|
|
|
|
DEF(discard, 1, 0, 0, TCG_OPF_NOT_PRESENT)
|
|
DEF(set_label, 0, 0, 1, TCG_OPF_BB_END | TCG_OPF_NOT_PRESENT)
|
|
|
|
/* variable number of parameters */
|
|
DEF(call, 0, 0, 3, TCG_OPF_CALL_CLOBBER | TCG_OPF_NOT_PRESENT)
|
|
|
|
DEF(br, 0, 0, 1, TCG_OPF_BB_END)
|
|
|
|
#define IMPL(X) (__builtin_constant_p(X) && !(X) ? TCG_OPF_NOT_PRESENT : 0)
|
|
#if TCG_TARGET_REG_BITS == 32
|
|
# define IMPL64 TCG_OPF_64BIT | TCG_OPF_NOT_PRESENT
|
|
#else
|
|
# define IMPL64 TCG_OPF_64BIT
|
|
#endif
|
|
|
|
DEF(mov_i32, 1, 1, 0, TCG_OPF_NOT_PRESENT)
|
|
DEF(movi_i32, 1, 0, 1, TCG_OPF_NOT_PRESENT)
|
|
DEF(setcond_i32, 1, 2, 1, 0)
|
|
DEF(movcond_i32, 1, 4, 1, IMPL(TCG_TARGET_HAS_movcond_i32))
|
|
/* load/store */
|
|
DEF(ld8u_i32, 1, 1, 1, 0)
|
|
DEF(ld8s_i32, 1, 1, 1, 0)
|
|
DEF(ld16u_i32, 1, 1, 1, 0)
|
|
DEF(ld16s_i32, 1, 1, 1, 0)
|
|
DEF(ld_i32, 1, 1, 1, 0)
|
|
DEF(st8_i32, 0, 2, 1, 0)
|
|
DEF(st16_i32, 0, 2, 1, 0)
|
|
DEF(st_i32, 0, 2, 1, 0)
|
|
/* arith */
|
|
DEF(add_i32, 1, 2, 0, 0)
|
|
DEF(sub_i32, 1, 2, 0, 0)
|
|
DEF(mul_i32, 1, 2, 0, 0)
|
|
DEF(div_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_div_i32))
|
|
DEF(divu_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_div_i32))
|
|
DEF(rem_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_rem_i32))
|
|
DEF(remu_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_rem_i32))
|
|
DEF(div2_i32, 2, 3, 0, IMPL(TCG_TARGET_HAS_div2_i32))
|
|
DEF(divu2_i32, 2, 3, 0, IMPL(TCG_TARGET_HAS_div2_i32))
|
|
DEF(and_i32, 1, 2, 0, 0)
|
|
DEF(or_i32, 1, 2, 0, 0)
|
|
DEF(xor_i32, 1, 2, 0, 0)
|
|
/* shifts/rotates */
|
|
DEF(shl_i32, 1, 2, 0, 0)
|
|
DEF(shr_i32, 1, 2, 0, 0)
|
|
DEF(sar_i32, 1, 2, 0, 0)
|
|
DEF(rotl_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_rot_i32))
|
|
DEF(rotr_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_rot_i32))
|
|
DEF(deposit_i32, 1, 2, 2, IMPL(TCG_TARGET_HAS_deposit_i32))
|
|
|
|
DEF(brcond_i32, 0, 2, 2, TCG_OPF_BB_END)
|
|
|
|
DEF(add2_i32, 2, 4, 0, IMPL(TCG_TARGET_HAS_add2_i32))
|
|
DEF(sub2_i32, 2, 4, 0, IMPL(TCG_TARGET_HAS_sub2_i32))
|
|
DEF(mulu2_i32, 2, 2, 0, IMPL(TCG_TARGET_HAS_mulu2_i32))
|
|
DEF(muls2_i32, 2, 2, 0, IMPL(TCG_TARGET_HAS_muls2_i32))
|
|
DEF(muluh_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_muluh_i32))
|
|
DEF(mulsh_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_mulsh_i32))
|
|
DEF(brcond2_i32, 0, 4, 2, TCG_OPF_BB_END | IMPL(TCG_TARGET_REG_BITS == 32))
|
|
DEF(setcond2_i32, 1, 4, 1, IMPL(TCG_TARGET_REG_BITS == 32))
|
|
|
|
DEF(ext8s_i32, 1, 1, 0, IMPL(TCG_TARGET_HAS_ext8s_i32))
|
|
DEF(ext16s_i32, 1, 1, 0, IMPL(TCG_TARGET_HAS_ext16s_i32))
|
|
DEF(ext8u_i32, 1, 1, 0, IMPL(TCG_TARGET_HAS_ext8u_i32))
|
|
DEF(ext16u_i32, 1, 1, 0, IMPL(TCG_TARGET_HAS_ext16u_i32))
|
|
DEF(bswap16_i32, 1, 1, 0, IMPL(TCG_TARGET_HAS_bswap16_i32))
|
|
DEF(bswap32_i32, 1, 1, 0, IMPL(TCG_TARGET_HAS_bswap32_i32))
|
|
DEF(not_i32, 1, 1, 0, IMPL(TCG_TARGET_HAS_not_i32))
|
|
DEF(neg_i32, 1, 1, 0, IMPL(TCG_TARGET_HAS_neg_i32))
|
|
DEF(andc_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_andc_i32))
|
|
DEF(orc_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_orc_i32))
|
|
DEF(eqv_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_eqv_i32))
|
|
DEF(nand_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_nand_i32))
|
|
DEF(nor_i32, 1, 2, 0, IMPL(TCG_TARGET_HAS_nor_i32))
|
|
|
|
DEF(mov_i64, 1, 1, 0, TCG_OPF_64BIT | TCG_OPF_NOT_PRESENT)
|
|
DEF(movi_i64, 1, 0, 1, TCG_OPF_64BIT | TCG_OPF_NOT_PRESENT)
|
|
DEF(setcond_i64, 1, 2, 1, IMPL64)
|
|
DEF(movcond_i64, 1, 4, 1, IMPL64 | IMPL(TCG_TARGET_HAS_movcond_i64))
|
|
/* load/store */
|
|
DEF(ld8u_i64, 1, 1, 1, IMPL64)
|
|
DEF(ld8s_i64, 1, 1, 1, IMPL64)
|
|
DEF(ld16u_i64, 1, 1, 1, IMPL64)
|
|
DEF(ld16s_i64, 1, 1, 1, IMPL64)
|
|
DEF(ld32u_i64, 1, 1, 1, IMPL64)
|
|
DEF(ld32s_i64, 1, 1, 1, IMPL64)
|
|
DEF(ld_i64, 1, 1, 1, IMPL64)
|
|
DEF(st8_i64, 0, 2, 1, IMPL64)
|
|
DEF(st16_i64, 0, 2, 1, IMPL64)
|
|
DEF(st32_i64, 0, 2, 1, IMPL64)
|
|
DEF(st_i64, 0, 2, 1, IMPL64)
|
|
/* arith */
|
|
DEF(add_i64, 1, 2, 0, IMPL64)
|
|
DEF(sub_i64, 1, 2, 0, IMPL64)
|
|
DEF(mul_i64, 1, 2, 0, IMPL64)
|
|
DEF(div_i64, 1, 2, 0, IMPL64 | IMPL(TCG_TARGET_HAS_div_i64))
|
|
DEF(divu_i64, 1, 2, 0, IMPL64 | IMPL(TCG_TARGET_HAS_div_i64))
|
|
DEF(rem_i64, 1, 2, 0, IMPL64 | IMPL(TCG_TARGET_HAS_rem_i64))
|
|
DEF(remu_i64, 1, 2, 0, IMPL64 | IMPL(TCG_TARGET_HAS_rem_i64))
|
|
DEF(div2_i64, 2, 3, 0, IMPL64 | IMPL(TCG_TARGET_HAS_div2_i64))
|
|
DEF(divu2_i64, 2, 3, 0, IMPL64 | IMPL(TCG_TARGET_HAS_div2_i64))
|
|
DEF(and_i64, 1, 2, 0, IMPL64)
|
|
DEF(or_i64, 1, 2, 0, IMPL64)
|
|
DEF(xor_i64, 1, 2, 0, IMPL64)
|
|
/* shifts/rotates */
|
|
DEF(shl_i64, 1, 2, 0, IMPL64)
|
|
DEF(shr_i64, 1, 2, 0, IMPL64)
|
|
DEF(sar_i64, 1, 2, 0, IMPL64)
|
|
DEF(rotl_i64, 1, 2, 0, IMPL64 | IMPL(TCG_TARGET_HAS_rot_i64))
|
|
DEF(rotr_i64, 1, 2, 0, IMPL64 | IMPL(TCG_TARGET_HAS_rot_i64))
|
|
DEF(deposit_i64, 1, 2, 2, IMPL64 | IMPL(TCG_TARGET_HAS_deposit_i64))
|
|
|
|
DEF(trunc_shr_i32, 1, 1, 1,
|
|
IMPL(TCG_TARGET_HAS_trunc_shr_i32)
|
|
| (TCG_TARGET_REG_BITS == 32 ? TCG_OPF_NOT_PRESENT : 0))
|
|
|
|
DEF(brcond_i64, 0, 2, 2, TCG_OPF_BB_END | IMPL64)
|
|
DEF(ext8s_i64, 1, 1, 0, IMPL64 | IMPL(TCG_TARGET_HAS_ext8s_i64))
|
|
DEF(ext16s_i64, 1, 1, 0, IMPL64 | IMPL(TCG_TARGET_HAS_ext16s_i64))
|
|
DEF(ext32s_i64, 1, 1, 0, IMPL64 | IMPL(TCG_TARGET_HAS_ext32s_i64))
|
|
DEF(ext8u_i64, 1, 1, 0, IMPL64 | IMPL(TCG_TARGET_HAS_ext8u_i64))
|
|
DEF(ext16u_i64, 1, 1, 0, IMPL64 | IMPL(TCG_TARGET_HAS_ext16u_i64))
|
|
DEF(ext32u_i64, 1, 1, 0, IMPL64 | IMPL(TCG_TARGET_HAS_ext32u_i64))
|
|
DEF(bswap16_i64, 1, 1, 0, IMPL64 | IMPL(TCG_TARGET_HAS_bswap16_i64))
|
|
DEF(bswap32_i64, 1, 1, 0, IMPL64 | IMPL(TCG_TARGET_HAS_bswap32_i64))
|
|
DEF(bswap64_i64, 1, 1, 0, IMPL64 | IMPL(TCG_TARGET_HAS_bswap64_i64))
|
|
DEF(not_i64, 1, 1, 0, IMPL64 | IMPL(TCG_TARGET_HAS_not_i64))
|
|
DEF(neg_i64, 1, 1, 0, IMPL64 | IMPL(TCG_TARGET_HAS_neg_i64))
|
|
DEF(andc_i64, 1, 2, 0, IMPL64 | IMPL(TCG_TARGET_HAS_andc_i64))
|
|
DEF(orc_i64, 1, 2, 0, IMPL64 | IMPL(TCG_TARGET_HAS_orc_i64))
|
|
DEF(eqv_i64, 1, 2, 0, IMPL64 | IMPL(TCG_TARGET_HAS_eqv_i64))
|
|
DEF(nand_i64, 1, 2, 0, IMPL64 | IMPL(TCG_TARGET_HAS_nand_i64))
|
|
DEF(nor_i64, 1, 2, 0, IMPL64 | IMPL(TCG_TARGET_HAS_nor_i64))
|
|
|
|
DEF(add2_i64, 2, 4, 0, IMPL64 | IMPL(TCG_TARGET_HAS_add2_i64))
|
|
DEF(sub2_i64, 2, 4, 0, IMPL64 | IMPL(TCG_TARGET_HAS_sub2_i64))
|
|
DEF(mulu2_i64, 2, 2, 0, IMPL64 | IMPL(TCG_TARGET_HAS_mulu2_i64))
|
|
DEF(muls2_i64, 2, 2, 0, IMPL64 | IMPL(TCG_TARGET_HAS_muls2_i64))
|
|
DEF(muluh_i64, 1, 2, 0, IMPL(TCG_TARGET_HAS_muluh_i64))
|
|
DEF(mulsh_i64, 1, 2, 0, IMPL(TCG_TARGET_HAS_mulsh_i64))
|
|
|
|
/* QEMU specific */
|
|
#if TARGET_LONG_BITS > TCG_TARGET_REG_BITS
|
|
DEF(debug_insn_start, 0, 0, 2, TCG_OPF_NOT_PRESENT)
|
|
#else
|
|
DEF(debug_insn_start, 0, 0, 1, TCG_OPF_NOT_PRESENT)
|
|
#endif
|
|
DEF(exit_tb, 0, 0, 1, TCG_OPF_BB_END)
|
|
DEF(goto_tb, 0, 0, 1, TCG_OPF_BB_END)
|
|
|
|
#define TLADDR_ARGS (TARGET_LONG_BITS <= TCG_TARGET_REG_BITS ? 1 : 2)
|
|
#define DATA64_ARGS (TCG_TARGET_REG_BITS == 64 ? 1 : 2)
|
|
|
|
DEF(qemu_ld_i32, 1, TLADDR_ARGS, 2,
|
|
TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
|
|
DEF(qemu_st_i32, 0, TLADDR_ARGS + 1, 2,
|
|
TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS)
|
|
DEF(qemu_ld_i64, DATA64_ARGS, TLADDR_ARGS, 2,
|
|
TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS | TCG_OPF_64BIT)
|
|
DEF(qemu_st_i64, 0, TLADDR_ARGS + DATA64_ARGS, 2,
|
|
TCG_OPF_CALL_CLOBBER | TCG_OPF_SIDE_EFFECTS | TCG_OPF_64BIT)
|
|
|
|
#undef TLADDR_ARGS
|
|
#undef DATA64_ARGS
|
|
#undef IMPL
|
|
#undef IMPL64
|
|
#undef DEF
|