3d9641509a
etsec_create() wraps qdev API which is outdated. It is also unused, so remove it. Signed-off-by: Bernhard Beschow <shentey@gmail.com> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk> Acked-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk> Message-Id: <20220520180109.8224-8-shentey@gmail.com> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
172 lines
5.2 KiB
C
172 lines
5.2 KiB
C
/*
|
|
* QEMU Freescale eTSEC Emulator
|
|
*
|
|
* Copyright (c) 2011-2013 AdaCore
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef ETSEC_H
|
|
#define ETSEC_H
|
|
|
|
#include "hw/sysbus.h"
|
|
#include "net/net.h"
|
|
#include "hw/ptimer.h"
|
|
#include "qom/object.h"
|
|
|
|
/* Buffer Descriptors */
|
|
|
|
typedef struct eTSEC_rxtx_bd {
|
|
uint16_t flags;
|
|
uint16_t length;
|
|
uint32_t bufptr;
|
|
} eTSEC_rxtx_bd;
|
|
|
|
#define BD_WRAP (1 << 13)
|
|
#define BD_INTERRUPT (1 << 12)
|
|
#define BD_LAST (1 << 11)
|
|
|
|
#define BD_TX_READY (1 << 15)
|
|
#define BD_TX_PADCRC (1 << 14)
|
|
#define BD_TX_TC (1 << 10)
|
|
#define BD_TX_PREDEF (1 << 9)
|
|
#define BD_TX_HFELC (1 << 7)
|
|
#define BD_TX_CFRL (1 << 6)
|
|
#define BD_TX_RC_MASK 0xF
|
|
#define BD_TX_RC_OFFSET 0x2
|
|
#define BD_TX_TOEUN (1 << 1)
|
|
#define BD_TX_TR (1 << 0)
|
|
|
|
#define BD_RX_EMPTY (1 << 15)
|
|
#define BD_RX_RO1 (1 << 14)
|
|
#define BD_RX_FIRST (1 << 10)
|
|
#define BD_RX_MISS (1 << 8)
|
|
#define BD_RX_BROADCAST (1 << 7)
|
|
#define BD_RX_MULTICAST (1 << 6)
|
|
#define BD_RX_LG (1 << 5)
|
|
#define BD_RX_NO (1 << 4)
|
|
#define BD_RX_SH (1 << 3)
|
|
#define BD_RX_CR (1 << 2)
|
|
#define BD_RX_OV (1 << 1)
|
|
#define BD_RX_TR (1 << 0)
|
|
|
|
/* Tx FCB flags */
|
|
#define FCB_TX_VLN (1 << 7)
|
|
#define FCB_TX_IP (1 << 6)
|
|
#define FCB_TX_IP6 (1 << 5)
|
|
#define FCB_TX_TUP (1 << 4)
|
|
#define FCB_TX_UDP (1 << 3)
|
|
#define FCB_TX_CIP (1 << 2)
|
|
#define FCB_TX_CTU (1 << 1)
|
|
#define FCB_TX_NPH (1 << 0)
|
|
|
|
/* PHY Status Register */
|
|
#define MII_SR_EXTENDED_CAPS 0x0001 /* Extended register capabilities */
|
|
#define MII_SR_JABBER_DETECT 0x0002 /* Jabber Detected */
|
|
#define MII_SR_LINK_STATUS 0x0004 /* Link Status 1 = link */
|
|
#define MII_SR_AUTONEG_CAPS 0x0008 /* Auto Neg Capable */
|
|
#define MII_SR_REMOTE_FAULT 0x0010 /* Remote Fault Detect */
|
|
#define MII_SR_AUTONEG_COMPLETE 0x0020 /* Auto Neg Complete */
|
|
#define MII_SR_PREAMBLE_SUPPRESS 0x0040 /* Preamble may be suppressed */
|
|
#define MII_SR_EXTENDED_STATUS 0x0100 /* Ext. status info in Reg 0x0F */
|
|
#define MII_SR_100T2_HD_CAPS 0x0200 /* 100T2 Half Duplex Capable */
|
|
#define MII_SR_100T2_FD_CAPS 0x0400 /* 100T2 Full Duplex Capable */
|
|
#define MII_SR_10T_HD_CAPS 0x0800 /* 10T Half Duplex Capable */
|
|
#define MII_SR_10T_FD_CAPS 0x1000 /* 10T Full Duplex Capable */
|
|
#define MII_SR_100X_HD_CAPS 0x2000 /* 100X Half Duplex Capable */
|
|
#define MII_SR_100X_FD_CAPS 0x4000 /* 100X Full Duplex Capable */
|
|
#define MII_SR_100T4_CAPS 0x8000 /* 100T4 Capable */
|
|
|
|
/* eTSEC */
|
|
|
|
/* Number of register in the device */
|
|
#define ETSEC_REG_NUMBER 1024
|
|
|
|
typedef struct eTSEC_Register {
|
|
const char *name;
|
|
const char *desc;
|
|
uint32_t access;
|
|
uint32_t value;
|
|
} eTSEC_Register;
|
|
|
|
struct eTSEC {
|
|
SysBusDevice busdev;
|
|
|
|
MemoryRegion io_area;
|
|
|
|
eTSEC_Register regs[ETSEC_REG_NUMBER];
|
|
|
|
NICState *nic;
|
|
NICConf conf;
|
|
|
|
/* Tx */
|
|
|
|
uint8_t *tx_buffer;
|
|
uint32_t tx_buffer_len;
|
|
eTSEC_rxtx_bd first_bd;
|
|
|
|
/* Rx */
|
|
|
|
uint8_t *rx_buffer;
|
|
uint32_t rx_buffer_len;
|
|
uint32_t rx_remaining_data;
|
|
uint8_t rx_first_in_frame;
|
|
uint8_t rx_fcb_size;
|
|
eTSEC_rxtx_bd rx_first_bd;
|
|
uint8_t rx_fcb[10];
|
|
uint32_t rx_padding;
|
|
|
|
/* IRQs */
|
|
qemu_irq tx_irq;
|
|
qemu_irq rx_irq;
|
|
qemu_irq err_irq;
|
|
|
|
|
|
uint16_t phy_status;
|
|
uint16_t phy_control;
|
|
|
|
/* Polling */
|
|
struct ptimer_state *ptimer;
|
|
|
|
/* Whether we should flush the rx queue when buffer becomes available. */
|
|
bool need_flush;
|
|
};
|
|
typedef struct eTSEC eTSEC;
|
|
|
|
#define TYPE_ETSEC_COMMON "eTSEC"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(eTSEC, ETSEC_COMMON)
|
|
|
|
#define eTSEC_TRANSMIT 1
|
|
#define eTSEC_RECEIVE 2
|
|
|
|
void etsec_update_irq(eTSEC *etsec);
|
|
|
|
void etsec_walk_tx_ring(eTSEC *etsec, int ring_nbr);
|
|
void etsec_walk_rx_ring(eTSEC *etsec, int ring_nbr);
|
|
ssize_t etsec_rx_ring_write(eTSEC *etsec, const uint8_t *buf, size_t size);
|
|
|
|
void etsec_write_miim(eTSEC *etsec,
|
|
eTSEC_Register *reg,
|
|
uint32_t reg_index,
|
|
uint32_t value);
|
|
|
|
void etsec_miim_link_status(eTSEC *etsec, NetClientState *nc);
|
|
|
|
#endif /* ETSEC_H */
|