adbb3df08e
DFPU doesn't have pre-increment FP load/store opcodes, it has post-increment opcodes instead. Test increment opcodes present in the current config. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com> |
||
|---|---|---|
| .. | ||
| crt.S | ||
| fpu.h | ||
| linker.ld.S | ||
| macros.inc | ||
| Makefile.softmmu-target | ||
| test_b.S | ||
| test_bi.S | ||
| test_boolean.S | ||
| test_break.S | ||
| test_bz.S | ||
| test_cache.S | ||
| test_clamps.S | ||
| test_exclusive.S | ||
| test_extui.S | ||
| test_flix.S | ||
| test_fp0_arith.S | ||
| test_fp0_conv.S | ||
| test_fp1.S | ||
| test_fp_cpenable.S | ||
| test_interrupt.S | ||
| test_loop.S | ||
| test_lsc.S | ||
| test_mac16.S | ||
| test_max.S | ||
| test_min.S | ||
| test_mmu.S | ||
| test_mul16.S | ||
| test_mul32.S | ||
| test_nsa.S | ||
| test_phys_mem.S | ||
| test_quo.S | ||
| test_rem.S | ||
| test_rst0.S | ||
| test_s32c1i.S | ||
| test_sar.S | ||
| test_sext.S | ||
| test_shift.S | ||
| test_sr.S | ||
| test_timer.S | ||
| test_windowed.S | ||
| vectors.S | ||