73d510c9d3
This patch reduces the core registers to the psw and the general purpose registers. The fpc and ac registers are handled as coprocessors registers by gdb. This allows to reuse the feature xml files taken from gdb without further modification and is what other architectures do. The target.xml is now generated and provided to the gdb client. Therefore, the client doesn't have to guess which registers are available at which logical register number. Signed-off-by: David Hildenbrand <dahi@linux.vnet.ibm.com> Acked-by: Cornelia Huck <cornelia.huck@de.ibm.com> Acked-by: Christian Borntraeger <borntraeger@de.ibm.com> Signed-off-by: Jens Freimann <jfrei@linux.vnet.ibm.com> Signed-off-by: Christian Borntraeger <borntraeger@de.ibm.com>
288 lines
7.6 KiB
C
288 lines
7.6 KiB
C
/*
|
|
* QEMU S/390 CPU
|
|
*
|
|
* Copyright (c) 2009 Ulrich Hecht
|
|
* Copyright (c) 2011 Alexander Graf
|
|
* Copyright (c) 2012 SUSE LINUX Products GmbH
|
|
* Copyright (c) 2012 IBM Corp.
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, see
|
|
* <http://www.gnu.org/licenses/lgpl-2.1.html>
|
|
* Contributions after 2012-12-11 are licensed under the terms of the
|
|
* GNU GPL, version 2 or (at your option) any later version.
|
|
*/
|
|
|
|
#include "cpu.h"
|
|
#include "qemu-common.h"
|
|
#include "qemu/timer.h"
|
|
#include "hw/hw.h"
|
|
#ifndef CONFIG_USER_ONLY
|
|
#include "sysemu/arch_init.h"
|
|
#endif
|
|
|
|
#define CR0_RESET 0xE0UL
|
|
#define CR14_RESET 0xC2000000UL;
|
|
|
|
/* generate CPU information for cpu -? */
|
|
void s390_cpu_list(FILE *f, fprintf_function cpu_fprintf)
|
|
{
|
|
#ifdef CONFIG_KVM
|
|
(*cpu_fprintf)(f, "s390 %16s\n", "host");
|
|
#endif
|
|
}
|
|
|
|
#ifndef CONFIG_USER_ONLY
|
|
CpuDefinitionInfoList *arch_query_cpu_definitions(Error **errp)
|
|
{
|
|
CpuDefinitionInfoList *entry;
|
|
CpuDefinitionInfo *info;
|
|
|
|
info = g_malloc0(sizeof(*info));
|
|
info->name = g_strdup("host");
|
|
|
|
entry = g_malloc0(sizeof(*entry));
|
|
entry->value = info;
|
|
|
|
return entry;
|
|
}
|
|
#endif
|
|
|
|
static void s390_cpu_set_pc(CPUState *cs, vaddr value)
|
|
{
|
|
S390CPU *cpu = S390_CPU(cs);
|
|
|
|
cpu->env.psw.addr = value;
|
|
}
|
|
|
|
static bool s390_cpu_has_work(CPUState *cs)
|
|
{
|
|
S390CPU *cpu = S390_CPU(cs);
|
|
CPUS390XState *env = &cpu->env;
|
|
|
|
return (cs->interrupt_request & CPU_INTERRUPT_HARD) &&
|
|
(env->psw.mask & PSW_MASK_EXT);
|
|
}
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
/* S390CPUClass::load_normal() */
|
|
static void s390_cpu_load_normal(CPUState *s)
|
|
{
|
|
S390CPU *cpu = S390_CPU(s);
|
|
cpu->env.psw.addr = ldl_phys(s->as, 4) & PSW_MASK_ESA_ADDR;
|
|
cpu->env.psw.mask = PSW_MASK_32 | PSW_MASK_64;
|
|
s390_add_running_cpu(cpu);
|
|
}
|
|
#endif
|
|
|
|
/* S390CPUClass::cpu_reset() */
|
|
static void s390_cpu_reset(CPUState *s)
|
|
{
|
|
S390CPU *cpu = S390_CPU(s);
|
|
S390CPUClass *scc = S390_CPU_GET_CLASS(cpu);
|
|
CPUS390XState *env = &cpu->env;
|
|
|
|
env->pfault_token = -1UL;
|
|
s390_del_running_cpu(cpu);
|
|
scc->parent_reset(s);
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
s->halted = 1;
|
|
#endif
|
|
tlb_flush(s, 1);
|
|
}
|
|
|
|
/* S390CPUClass::initial_reset() */
|
|
static void s390_cpu_initial_reset(CPUState *s)
|
|
{
|
|
S390CPU *cpu = S390_CPU(s);
|
|
CPUS390XState *env = &cpu->env;
|
|
|
|
s390_cpu_reset(s);
|
|
/* initial reset does not touch regs,fregs and aregs */
|
|
memset(&env->fpc, 0, offsetof(CPUS390XState, cpu_num) -
|
|
offsetof(CPUS390XState, fpc));
|
|
|
|
/* architectured initial values for CR 0 and 14 */
|
|
env->cregs[0] = CR0_RESET;
|
|
env->cregs[14] = CR14_RESET;
|
|
|
|
env->pfault_token = -1UL;
|
|
|
|
#if defined(CONFIG_KVM)
|
|
/* Reset state inside the kernel that we cannot access yet from QEMU. */
|
|
if (kvm_enabled()) {
|
|
if (kvm_vcpu_ioctl(s, KVM_S390_INITIAL_RESET, NULL)) {
|
|
perror("Initial CPU reset failed");
|
|
}
|
|
}
|
|
#endif
|
|
}
|
|
|
|
/* CPUClass:reset() */
|
|
static void s390_cpu_full_reset(CPUState *s)
|
|
{
|
|
S390CPU *cpu = S390_CPU(s);
|
|
S390CPUClass *scc = S390_CPU_GET_CLASS(cpu);
|
|
CPUS390XState *env = &cpu->env;
|
|
|
|
s390_del_running_cpu(cpu);
|
|
|
|
scc->parent_reset(s);
|
|
|
|
memset(env, 0, offsetof(CPUS390XState, cpu_num));
|
|
|
|
/* architectured initial values for CR 0 and 14 */
|
|
env->cregs[0] = CR0_RESET;
|
|
env->cregs[14] = CR14_RESET;
|
|
|
|
env->pfault_token = -1UL;
|
|
|
|
/* set halted to 1 to make sure we can add the cpu in
|
|
* s390_ipl_cpu code, where CPUState::halted is set back to 0
|
|
* after incrementing the cpu counter */
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
s->halted = 1;
|
|
|
|
if (kvm_enabled()) {
|
|
kvm_s390_reset_vcpu(cpu);
|
|
}
|
|
#endif
|
|
tlb_flush(s, 1);
|
|
}
|
|
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
static void s390_cpu_machine_reset_cb(void *opaque)
|
|
{
|
|
S390CPU *cpu = opaque;
|
|
|
|
run_on_cpu(CPU(cpu), s390_do_cpu_full_reset, CPU(cpu));
|
|
}
|
|
#endif
|
|
|
|
static void s390_cpu_realizefn(DeviceState *dev, Error **errp)
|
|
{
|
|
CPUState *cs = CPU(dev);
|
|
S390CPUClass *scc = S390_CPU_GET_CLASS(dev);
|
|
|
|
s390_cpu_gdb_init(cs);
|
|
qemu_init_vcpu(cs);
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
run_on_cpu(cs, s390_do_cpu_full_reset, cs);
|
|
#else
|
|
cpu_reset(cs);
|
|
#endif
|
|
|
|
scc->parent_realize(dev, errp);
|
|
}
|
|
|
|
static void s390_cpu_initfn(Object *obj)
|
|
{
|
|
CPUState *cs = CPU(obj);
|
|
S390CPU *cpu = S390_CPU(obj);
|
|
CPUS390XState *env = &cpu->env;
|
|
static bool inited;
|
|
static int cpu_num = 0;
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
struct tm tm;
|
|
#endif
|
|
|
|
cs->env_ptr = env;
|
|
cpu_exec_init(env);
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
qemu_register_reset(s390_cpu_machine_reset_cb, cpu);
|
|
qemu_get_timedate(&tm, 0);
|
|
env->tod_offset = TOD_UNIX_EPOCH +
|
|
(time2tod(mktimegm(&tm)) * 1000000000ULL);
|
|
env->tod_basetime = 0;
|
|
env->tod_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, s390x_tod_timer, cpu);
|
|
env->cpu_timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, s390x_cpu_timer, cpu);
|
|
/* set CPUState::halted state to 1 to avoid decrementing the running
|
|
* cpu counter in s390_cpu_reset to a negative number at
|
|
* initial ipl */
|
|
cs->halted = 1;
|
|
#endif
|
|
env->cpu_num = cpu_num++;
|
|
env->ext_index = -1;
|
|
|
|
if (tcg_enabled() && !inited) {
|
|
inited = true;
|
|
s390x_translate_init();
|
|
}
|
|
}
|
|
|
|
static void s390_cpu_finalize(Object *obj)
|
|
{
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
S390CPU *cpu = S390_CPU(obj);
|
|
|
|
qemu_unregister_reset(s390_cpu_machine_reset_cb, cpu);
|
|
#endif
|
|
}
|
|
|
|
static const VMStateDescription vmstate_s390_cpu = {
|
|
.name = "cpu",
|
|
.unmigratable = 1,
|
|
};
|
|
|
|
static void s390_cpu_class_init(ObjectClass *oc, void *data)
|
|
{
|
|
S390CPUClass *scc = S390_CPU_CLASS(oc);
|
|
CPUClass *cc = CPU_CLASS(scc);
|
|
DeviceClass *dc = DEVICE_CLASS(oc);
|
|
|
|
scc->parent_realize = dc->realize;
|
|
dc->realize = s390_cpu_realizefn;
|
|
|
|
scc->parent_reset = cc->reset;
|
|
#if !defined(CONFIG_USER_ONLY)
|
|
scc->load_normal = s390_cpu_load_normal;
|
|
#endif
|
|
scc->cpu_reset = s390_cpu_reset;
|
|
scc->initial_cpu_reset = s390_cpu_initial_reset;
|
|
cc->reset = s390_cpu_full_reset;
|
|
cc->has_work = s390_cpu_has_work;
|
|
cc->do_interrupt = s390_cpu_do_interrupt;
|
|
cc->dump_state = s390_cpu_dump_state;
|
|
cc->set_pc = s390_cpu_set_pc;
|
|
cc->gdb_read_register = s390_cpu_gdb_read_register;
|
|
cc->gdb_write_register = s390_cpu_gdb_write_register;
|
|
#ifdef CONFIG_USER_ONLY
|
|
cc->handle_mmu_fault = s390_cpu_handle_mmu_fault;
|
|
#else
|
|
cc->get_phys_page_debug = s390_cpu_get_phys_page_debug;
|
|
cc->write_elf64_note = s390_cpu_write_elf64_note;
|
|
cc->write_elf64_qemunote = s390_cpu_write_elf64_qemunote;
|
|
#endif
|
|
dc->vmsd = &vmstate_s390_cpu;
|
|
cc->gdb_num_core_regs = S390_NUM_CORE_REGS;
|
|
cc->gdb_core_xml_file = "s390x-core64.xml";
|
|
}
|
|
|
|
static const TypeInfo s390_cpu_type_info = {
|
|
.name = TYPE_S390_CPU,
|
|
.parent = TYPE_CPU,
|
|
.instance_size = sizeof(S390CPU),
|
|
.instance_init = s390_cpu_initfn,
|
|
.instance_finalize = s390_cpu_finalize,
|
|
.abstract = false,
|
|
.class_size = sizeof(S390CPUClass),
|
|
.class_init = s390_cpu_class_init,
|
|
};
|
|
|
|
static void s390_cpu_register_types(void)
|
|
{
|
|
type_register_static(&s390_cpu_type_info);
|
|
}
|
|
|
|
type_init(s390_cpu_register_types)
|