Peter Crosthwaite b0b7ae6259 xilinx_spips: lqspi: Fix byte/misaligned access
The LQSPI bus attachment supports byte/halfword and misaligned
accesses. Fixed. Refactored the LQSPI cache to be byte-wise
instead of word wise accordingly.

Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@gmail.com>
Message-id: 5ec47b13563ad2d22105a1f26186d7756718394b.1369117359.git.peter.crosthwaite@xilinx.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2013-06-03 17:17:44 +01:00
..
2013-05-18 16:35:12 +04:00
2013-06-01 14:25:39 +04:00
2013-05-01 13:06:07 +02:00
2013-04-19 11:36:33 +02:00
2013-04-29 08:27:50 -05:00
2013-05-26 11:37:58 +00:00
2013-04-24 11:50:18 -05:00
2013-04-20 17:54:52 +00:00
2013-04-19 11:36:33 +02:00
2013-05-18 16:35:12 +04:00
2013-05-18 16:35:12 +04:00
2013-05-01 20:55:21 +04:00
2013-04-08 18:13:10 +02:00
2013-06-03 11:37:44 +02:00
2013-05-18 16:35:12 +04:00
2013-05-24 18:42:19 +02:00
2013-04-12 14:33:20 +02:00
2013-05-26 11:37:58 +00:00
2013-04-27 10:35:30 +00:00
2013-06-01 14:25:38 +04:00
2013-06-03 11:38:03 +02:00
2013-04-29 08:27:50 -05:00