714fa308a3
Use DMA mapping API. Signed-off-by: Paul Brook <paul@codesourcery.com> git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@6965 c046a42c-6fe2-441c-8c8c-71466251a162
369 lines
8.6 KiB
C
369 lines
8.6 KiB
C
/*
|
|
* Arm PrimeCell PL110 Color LCD Controller
|
|
*
|
|
* Copyright (c) 2005-2006 CodeSourcery.
|
|
* Written by Paul Brook
|
|
*
|
|
* This code is licenced under the GNU LGPL
|
|
*/
|
|
|
|
#include "hw.h"
|
|
#include "primecell.h"
|
|
#include "console.h"
|
|
#include "framebuffer.h"
|
|
|
|
#define PL110_CR_EN 0x001
|
|
#define PL110_CR_BGR 0x100
|
|
#define PL110_CR_BEBO 0x200
|
|
#define PL110_CR_BEPO 0x400
|
|
#define PL110_CR_PWR 0x800
|
|
|
|
enum pl110_bppmode
|
|
{
|
|
BPP_1,
|
|
BPP_2,
|
|
BPP_4,
|
|
BPP_8,
|
|
BPP_16,
|
|
BPP_32
|
|
};
|
|
|
|
typedef struct {
|
|
DisplayState *ds;
|
|
|
|
/* The Versatile/PB uses a slightly modified PL110 controller. */
|
|
int versatile;
|
|
uint32_t timing[4];
|
|
uint32_t cr;
|
|
uint32_t upbase;
|
|
uint32_t lpbase;
|
|
uint32_t int_status;
|
|
uint32_t int_mask;
|
|
int cols;
|
|
int rows;
|
|
enum pl110_bppmode bpp;
|
|
int invalidate;
|
|
uint32_t pallette[256];
|
|
uint32_t raw_pallette[128];
|
|
qemu_irq irq;
|
|
} pl110_state;
|
|
|
|
static const unsigned char pl110_id[] =
|
|
{ 0x10, 0x11, 0x04, 0x00, 0x0d, 0xf0, 0x05, 0xb1 };
|
|
|
|
/* The Arm documentation (DDI0224C) says the CLDC on the Versatile board
|
|
has a different ID. However Linux only looks for the normal ID. */
|
|
#if 0
|
|
static const unsigned char pl110_versatile_id[] =
|
|
{ 0x93, 0x10, 0x04, 0x00, 0x0d, 0xf0, 0x05, 0xb1 };
|
|
#else
|
|
#define pl110_versatile_id pl110_id
|
|
#endif
|
|
|
|
#include "pixel_ops.h"
|
|
|
|
#define BITS 8
|
|
#include "pl110_template.h"
|
|
#define BITS 15
|
|
#include "pl110_template.h"
|
|
#define BITS 16
|
|
#include "pl110_template.h"
|
|
#define BITS 24
|
|
#include "pl110_template.h"
|
|
#define BITS 32
|
|
#include "pl110_template.h"
|
|
|
|
static int pl110_enabled(pl110_state *s)
|
|
{
|
|
return (s->cr & PL110_CR_EN) && (s->cr & PL110_CR_PWR);
|
|
}
|
|
|
|
static void pl110_update_display(void *opaque)
|
|
{
|
|
pl110_state *s = (pl110_state *)opaque;
|
|
drawfn* fntable;
|
|
drawfn fn;
|
|
int dest_width;
|
|
int src_width;
|
|
int bpp_offset;
|
|
int first;
|
|
int last;
|
|
|
|
if (!pl110_enabled(s))
|
|
return;
|
|
|
|
switch (ds_get_bits_per_pixel(s->ds)) {
|
|
case 0:
|
|
return;
|
|
case 8:
|
|
fntable = pl110_draw_fn_8;
|
|
dest_width = 1;
|
|
break;
|
|
case 15:
|
|
fntable = pl110_draw_fn_15;
|
|
dest_width = 2;
|
|
break;
|
|
case 16:
|
|
fntable = pl110_draw_fn_16;
|
|
dest_width = 2;
|
|
break;
|
|
case 24:
|
|
fntable = pl110_draw_fn_24;
|
|
dest_width = 3;
|
|
break;
|
|
case 32:
|
|
fntable = pl110_draw_fn_32;
|
|
dest_width = 4;
|
|
break;
|
|
default:
|
|
fprintf(stderr, "pl110: Bad color depth\n");
|
|
exit(1);
|
|
}
|
|
if (s->cr & PL110_CR_BGR)
|
|
bpp_offset = 0;
|
|
else
|
|
bpp_offset = 18;
|
|
|
|
if (s->cr & PL110_CR_BEBO)
|
|
fn = fntable[s->bpp + 6 + bpp_offset];
|
|
else if (s->cr & PL110_CR_BEPO)
|
|
fn = fntable[s->bpp + 12 + bpp_offset];
|
|
else
|
|
fn = fntable[s->bpp + bpp_offset];
|
|
|
|
src_width = s->cols;
|
|
switch (s->bpp) {
|
|
case BPP_1:
|
|
src_width >>= 3;
|
|
break;
|
|
case BPP_2:
|
|
src_width >>= 2;
|
|
break;
|
|
case BPP_4:
|
|
src_width >>= 1;
|
|
break;
|
|
case BPP_8:
|
|
break;
|
|
case BPP_16:
|
|
src_width <<= 1;
|
|
break;
|
|
case BPP_32:
|
|
src_width <<= 2;
|
|
break;
|
|
}
|
|
dest_width *= s->cols;
|
|
first = 0;
|
|
framebuffer_update_display(s->ds,
|
|
s->upbase, s->cols, s->rows,
|
|
src_width, dest_width, 0,
|
|
s->invalidate,
|
|
fn, s->pallette,
|
|
&first, &last);
|
|
if (first >= 0) {
|
|
dpy_update(s->ds, 0, first, s->cols, last - first + 1);
|
|
}
|
|
s->invalidate = 0;
|
|
}
|
|
|
|
static void pl110_invalidate_display(void * opaque)
|
|
{
|
|
pl110_state *s = (pl110_state *)opaque;
|
|
s->invalidate = 1;
|
|
}
|
|
|
|
static void pl110_update_pallette(pl110_state *s, int n)
|
|
{
|
|
int i;
|
|
uint32_t raw;
|
|
unsigned int r, g, b;
|
|
|
|
raw = s->raw_pallette[n];
|
|
n <<= 1;
|
|
for (i = 0; i < 2; i++) {
|
|
r = (raw & 0x1f) << 3;
|
|
raw >>= 5;
|
|
g = (raw & 0x1f) << 3;
|
|
raw >>= 5;
|
|
b = (raw & 0x1f) << 3;
|
|
/* The I bit is ignored. */
|
|
raw >>= 6;
|
|
switch (ds_get_bits_per_pixel(s->ds)) {
|
|
case 8:
|
|
s->pallette[n] = rgb_to_pixel8(r, g, b);
|
|
break;
|
|
case 15:
|
|
s->pallette[n] = rgb_to_pixel15(r, g, b);
|
|
break;
|
|
case 16:
|
|
s->pallette[n] = rgb_to_pixel16(r, g, b);
|
|
break;
|
|
case 24:
|
|
case 32:
|
|
s->pallette[n] = rgb_to_pixel32(r, g, b);
|
|
break;
|
|
}
|
|
n++;
|
|
}
|
|
}
|
|
|
|
static void pl110_resize(pl110_state *s, int width, int height)
|
|
{
|
|
if (width != s->cols || height != s->rows) {
|
|
if (pl110_enabled(s)) {
|
|
qemu_console_resize(s->ds, width, height);
|
|
}
|
|
}
|
|
s->cols = width;
|
|
s->rows = height;
|
|
}
|
|
|
|
/* Update interrupts. */
|
|
static void pl110_update(pl110_state *s)
|
|
{
|
|
/* TODO: Implement interrupts. */
|
|
}
|
|
|
|
static uint32_t pl110_read(void *opaque, target_phys_addr_t offset)
|
|
{
|
|
pl110_state *s = (pl110_state *)opaque;
|
|
|
|
if (offset >= 0xfe0 && offset < 0x1000) {
|
|
if (s->versatile)
|
|
return pl110_versatile_id[(offset - 0xfe0) >> 2];
|
|
else
|
|
return pl110_id[(offset - 0xfe0) >> 2];
|
|
}
|
|
if (offset >= 0x200 && offset < 0x400) {
|
|
return s->raw_pallette[(offset - 0x200) >> 2];
|
|
}
|
|
switch (offset >> 2) {
|
|
case 0: /* LCDTiming0 */
|
|
return s->timing[0];
|
|
case 1: /* LCDTiming1 */
|
|
return s->timing[1];
|
|
case 2: /* LCDTiming2 */
|
|
return s->timing[2];
|
|
case 3: /* LCDTiming3 */
|
|
return s->timing[3];
|
|
case 4: /* LCDUPBASE */
|
|
return s->upbase;
|
|
case 5: /* LCDLPBASE */
|
|
return s->lpbase;
|
|
case 6: /* LCDIMSC */
|
|
if (s->versatile)
|
|
return s->cr;
|
|
return s->int_mask;
|
|
case 7: /* LCDControl */
|
|
if (s->versatile)
|
|
return s->int_mask;
|
|
return s->cr;
|
|
case 8: /* LCDRIS */
|
|
return s->int_status;
|
|
case 9: /* LCDMIS */
|
|
return s->int_status & s->int_mask;
|
|
case 11: /* LCDUPCURR */
|
|
/* TODO: Implement vertical refresh. */
|
|
return s->upbase;
|
|
case 12: /* LCDLPCURR */
|
|
return s->lpbase;
|
|
default:
|
|
cpu_abort (cpu_single_env, "pl110_read: Bad offset %x\n", (int)offset);
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
static void pl110_write(void *opaque, target_phys_addr_t offset,
|
|
uint32_t val)
|
|
{
|
|
pl110_state *s = (pl110_state *)opaque;
|
|
int n;
|
|
|
|
/* For simplicity invalidate the display whenever a control register
|
|
is writen to. */
|
|
s->invalidate = 1;
|
|
if (offset >= 0x200 && offset < 0x400) {
|
|
/* Pallette. */
|
|
n = (offset - 0x200) >> 2;
|
|
s->raw_pallette[(offset - 0x200) >> 2] = val;
|
|
pl110_update_pallette(s, n);
|
|
return;
|
|
}
|
|
switch (offset >> 2) {
|
|
case 0: /* LCDTiming0 */
|
|
s->timing[0] = val;
|
|
n = ((val & 0xfc) + 4) * 4;
|
|
pl110_resize(s, n, s->rows);
|
|
break;
|
|
case 1: /* LCDTiming1 */
|
|
s->timing[1] = val;
|
|
n = (val & 0x3ff) + 1;
|
|
pl110_resize(s, s->cols, n);
|
|
break;
|
|
case 2: /* LCDTiming2 */
|
|
s->timing[2] = val;
|
|
break;
|
|
case 3: /* LCDTiming3 */
|
|
s->timing[3] = val;
|
|
break;
|
|
case 4: /* LCDUPBASE */
|
|
s->upbase = val;
|
|
break;
|
|
case 5: /* LCDLPBASE */
|
|
s->lpbase = val;
|
|
break;
|
|
case 6: /* LCDIMSC */
|
|
if (s->versatile)
|
|
goto control;
|
|
imsc:
|
|
s->int_mask = val;
|
|
pl110_update(s);
|
|
break;
|
|
case 7: /* LCDControl */
|
|
if (s->versatile)
|
|
goto imsc;
|
|
control:
|
|
s->cr = val;
|
|
s->bpp = (val >> 1) & 7;
|
|
if (pl110_enabled(s)) {
|
|
qemu_console_resize(s->ds, s->cols, s->rows);
|
|
}
|
|
break;
|
|
case 10: /* LCDICR */
|
|
s->int_status &= ~val;
|
|
pl110_update(s);
|
|
break;
|
|
default:
|
|
cpu_abort (cpu_single_env, "pl110_write: Bad offset %x\n", (int)offset);
|
|
}
|
|
}
|
|
|
|
static CPUReadMemoryFunc *pl110_readfn[] = {
|
|
pl110_read,
|
|
pl110_read,
|
|
pl110_read
|
|
};
|
|
|
|
static CPUWriteMemoryFunc *pl110_writefn[] = {
|
|
pl110_write,
|
|
pl110_write,
|
|
pl110_write
|
|
};
|
|
|
|
void *pl110_init(uint32_t base, qemu_irq irq, int versatile)
|
|
{
|
|
pl110_state *s;
|
|
int iomemtype;
|
|
|
|
s = (pl110_state *)qemu_mallocz(sizeof(pl110_state));
|
|
iomemtype = cpu_register_io_memory(0, pl110_readfn,
|
|
pl110_writefn, s);
|
|
cpu_register_physical_memory(base, 0x00001000, iomemtype);
|
|
s->versatile = versatile;
|
|
s->irq = irq;
|
|
s->ds = graphic_console_init(pl110_update_display,
|
|
pl110_invalidate_display,
|
|
NULL, NULL, s);
|
|
/* ??? Save/restore. */
|
|
return s;
|
|
}
|