qemu-e2k

History

Andreas Färber a0e372f0c4 cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regs CPUState::gdb_num_regs replaces num_g_regs. CPUClass::gdb_num_core_regs replaces NUM_CORE_REGS. Allows building gdb_register_coprocessor() for xtensa, too. As a side effect this should fix coprocessor register numbering for SMP. Acked-by: Michael Walle <michael@walle.cc> (for lm32) Acked-by: Max Filippov <jcmvbkbc@gmail.com> (for xtensa) Signed-off-by: Andreas Färber <afaerber@suse.de>		2013-07-26 23:23:54 +02:00
..
cpu-qom.h	cpu: Turn cpu_get_phys_page_debug() into a CPUClass hook	2013-07-23 02:41:33 +02:00
cpu.c	cpu: Introduce CPUState::gdb_num_regs and CPUClass::gdb_num_core_regs	2013-07-26 23:23:54 +02:00
cpu.h	cpu: Introduce CPUClass::synchronize_from_tb() for cpu_pc_from_tb()	2013-07-23 02:41:32 +02:00
helper.c	cpu: Turn cpu_get_phys_page_debug() into a CPUClass hook	2013-07-23 02:41:33 +02:00
helper.h
machine.c	target-lm32: Update VMStateDescription to LM32CPU	2013-03-12 10:35:55 +01:00
Makefile.objs
op_helper.c	hw: move headers to include/	2013-04-08 18:13:10 +02:00
README
TODO
translate.c	cpu: Move singlestep_enabled field from CPU_COMMON to CPUState	2013-07-23 02:41:32 +02:00

README

LatticeMico32 target
--------------------

General
-------
All opcodes including the JUART CSRs are supported.


JTAG UART
---------
JTAG UART is routed to a serial console device. For the current boards it
is the second one. Ie to enable it in the qemu virtual console window use
the following command line parameters:
  -serial vc -serial vc
This will make serial0 (the lm32_uart) and serial1 (the JTAG UART)
available as virtual consoles.


Programmatically terminate the emulator
----------------------------------------
Originally neither the LatticeMico32 nor its peripherals support a
mechanism to shut down the machine. Emulation aware programs can write to a
to a special register within the system control block to shut down the
virtual machine.  For more details see hw/lm32_sys.c. The lm32-evr is the
first BSP which instantiate this model. A (32 bit) write to 0xfff0000
causes a vm shutdown.


Special instructions
--------------------
The translation recognizes one special instruction to halt the cpu:
  and r0, r0, r0
On real hardware this instruction is a nop. It is not used by GCC and
should (hopefully) not be used within hand-crafted assembly.
Insert this instruction in your idle loop to reduce the cpu load on the
host.


Ignoring the MSB of the address bus
-----------------------------------
Some SoC ignores the MSB on the address bus. Thus creating a shadow memory
area. As a general rule, 0x00000000-0x7fffffff is cached, whereas
0x80000000-0xffffffff is not cached and used to access IO devices. This
behaviour can be enabled with:
  cpu_lm32_set_phys_msb_ignore(env, 1);