526dbbe087
The NPCM7xx chips have multiple GPIO controllers that are mostly identical except for some minor differences like the reset values of some registers. Each controller controls up to 32 pins. Each individual pin is modeled as a pair of unnamed GPIOs -- one for emitting the actual pin state, and one for driving the pin externally. Like the nRF51 GPIO controller, a gpio level may be negative, which means the pin is not driven, or floating. Reviewed-by: Tyrone Ting <kfting@nuvoton.com> Signed-off-by: Havard Skinnemoen <hskinnemoen@google.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org> |
||
|---|---|---|
| .. | ||
| arm | ||
| s390x | ||
| build-platforms.rst | ||
| conf.py | ||
| cpu-models-mips.rst.inc | ||
| cpu-models-x86.rst.inc | ||
| deprecated.rst | ||
| device-url-syntax.rst.inc | ||
| gdb.rst | ||
| images.rst | ||
| index.rst | ||
| invocation.rst | ||
| ivshmem.rst | ||
| keys.rst | ||
| keys.rst.inc | ||
| license.rst | ||
| linuxboot.rst | ||
| managed-startup.rst | ||
| monitor.rst | ||
| mux-chardev.rst | ||
| mux-chardev.rst.inc | ||
| net.rst | ||
| qemu-block-drivers.rst | ||
| qemu-block-drivers.rst.inc | ||
| qemu-cpu-models.rst | ||
| qemu-manpage.rst | ||
| quickstart.rst | ||
| security.rst | ||
| target-arm.rst | ||
| target-avr.rst | ||
| target-i386-desc.rst.inc | ||
| target-i386.rst | ||
| target-m68k.rst | ||
| target-mips.rst | ||
| target-ppc.rst | ||
| target-rx.rst | ||
| target-s390x.rst | ||
| target-sparc64.rst | ||
| target-sparc.rst | ||
| target-xtensa.rst | ||
| targets.rst | ||
| tls.rst | ||
| usb.rst | ||
| vnc-security.rst | ||