OpenE2K/qemu-e2k
13
4
Fork 0
Code Issues 4 Pull Requests Projects 2 Releases Activity
qemu-e2k/hw/pci-bridge
History
Jonathan Cameron 18cef1c6a5 pci-bridge/cxl_downstream: Add a CXL switch downstream port 
Emulation of a simple CXL Switch downstream port.
The Device ID has been allocated for this use.

Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Message-Id: <20220616145126.8002-3-Jonathan.Cameron@huawei.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
2022-06-16 12:54:57 -04:00
..
cxl_downstream.c
pci-bridge/cxl_downstream: Add a CXL switch downstream port
2022-06-16 12:54:57 -04:00
cxl_root_port.c
hw/cxl/rp: Add a root port
2022-05-13 06:13:36 -04:00
cxl_upstream.c
pci-bridge/cxl_upstream: Add a CXL switch upstream port
2022-06-16 12:54:57 -04:00
dec.c
Use OBJECT_DECLARE_SIMPLE_TYPE when possible
2020-09-18 14:12:32 -04:00
dec.h
Include qemu-common.h exactly where needed
2019-06-12 13:20:20 +02:00
gen_pcie_root_port.c
hw/pcie-root-port: Fix hotplug for PCI devices requiring IO
2021-08-03 16:31:07 -04:00
i82801b11.c
nomaintainer: Fix Lesser GPL version number
2020-11-15 17:04:40 +01:00
ioh3420.c
Include migration/vmstate.h less
2019-08-16 13:31:52 +02:00
Kconfig
hw/cxl/rp: Add a root port
2022-05-13 06:13:36 -04:00
meson.build
pci-bridge/cxl_downstream: Add a CXL switch downstream port
2022-06-16 12:54:57 -04:00
pci_bridge_dev.c
Use OBJECT_DECLARE_SIMPLE_TYPE when possible
2020-09-18 14:12:32 -04:00
pci_expander_bridge_stubs.c
pci/pci_expander_bridge: For CXL HB delay the HB register memory region setup.
2022-06-09 19:32:49 -04:00
pci_expander_bridge.c
pci/pci_expander_bridge: For CXL HB delay the HB register memory region setup.
2022-06-09 19:32:49 -04:00
pcie_pci_bridge.c
Use OBJECT_DECLARE_SIMPLE_TYPE when possible
2020-09-18 14:12:32 -04:00
pcie_root_port.c
hw/cxl/rp: Add a root port
2022-05-13 06:13:36 -04:00
simba.c
Include qemu/module.h where needed, drop it from qemu-common.h
2019-06-12 13:18:33 +02:00
xio3130_downstream.c
pci: expose TYPE_XIO3130_DOWNSTREAM name
2022-03-06 05:08:23 -05:00
xio3130_upstream.c
pci-bridge/xio3130_upstream: Fix error handling
2022-03-06 05:08:23 -05:00