620 lines
18 KiB
C
620 lines
18 KiB
C
/*
|
|
* PowerPC emulation micro-operations for qemu.
|
|
*
|
|
* Copyright (c) 2003-2007 Jocelyn Mayer
|
|
*
|
|
* This library is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
* License as published by the Free Software Foundation; either
|
|
* version 2 of the License, or (at your option) any later version.
|
|
*
|
|
* This library is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* Lesser General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
* License along with this library; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
|
*/
|
|
|
|
#include "op_mem_access.h"
|
|
|
|
/*** Integer load and store multiple ***/
|
|
void OPPROTO glue(op_lmw, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_lmw, MEMSUFFIX)(PARAM1);
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_lmw_64, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_lmw_64, MEMSUFFIX)(PARAM1);
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
void OPPROTO glue(op_lmw_le, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_lmw_le, MEMSUFFIX)(PARAM1);
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_lmw_le_64, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_lmw_le_64, MEMSUFFIX)(PARAM1);
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
void OPPROTO glue(op_stmw, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_stmw, MEMSUFFIX)(PARAM1);
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_stmw_64, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_stmw_64, MEMSUFFIX)(PARAM1);
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
void OPPROTO glue(op_stmw_le, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_stmw_le, MEMSUFFIX)(PARAM1);
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_stmw_le_64, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_stmw_le_64, MEMSUFFIX)(PARAM1);
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
/*** Integer load and store strings ***/
|
|
void OPPROTO glue(op_lswi, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_lsw, MEMSUFFIX)(PARAM1);
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_lswi_64, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_lsw_64, MEMSUFFIX)(PARAM1);
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
/* PPC32 specification says we must generate an exception if
|
|
* rA is in the range of registers to be loaded.
|
|
* In an other hand, IBM says this is valid, but rA won't be loaded.
|
|
* For now, I'll follow the spec...
|
|
*/
|
|
void OPPROTO glue(op_lswx, MEMSUFFIX) (void)
|
|
{
|
|
/* Note: T1 comes from xer_bc then no cast is needed */
|
|
if (likely(T1 != 0)) {
|
|
if (unlikely((PARAM1 < PARAM2 && (PARAM1 + T1) > PARAM2) ||
|
|
(PARAM1 < PARAM3 && (PARAM1 + T1) > PARAM3))) {
|
|
raise_exception_err(env, POWERPC_EXCP_PROGRAM,
|
|
POWERPC_EXCP_INVAL |
|
|
POWERPC_EXCP_INVAL_LSWX);
|
|
} else {
|
|
glue(do_lsw, MEMSUFFIX)(PARAM1);
|
|
}
|
|
}
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_lswx_64, MEMSUFFIX) (void)
|
|
{
|
|
/* Note: T1 comes from xer_bc then no cast is needed */
|
|
if (likely(T1 != 0)) {
|
|
if (unlikely((PARAM1 < PARAM2 && (PARAM1 + T1) > PARAM2) ||
|
|
(PARAM1 < PARAM3 && (PARAM1 + T1) > PARAM3))) {
|
|
raise_exception_err(env, POWERPC_EXCP_PROGRAM,
|
|
POWERPC_EXCP_INVAL |
|
|
POWERPC_EXCP_INVAL_LSWX);
|
|
} else {
|
|
glue(do_lsw_64, MEMSUFFIX)(PARAM1);
|
|
}
|
|
}
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
void OPPROTO glue(op_stsw, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_stsw, MEMSUFFIX)(PARAM1);
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_stsw_64, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_stsw_64, MEMSUFFIX)(PARAM1);
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
/* Load and set reservation */
|
|
void OPPROTO glue(op_lwarx, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
T1 = glue(ldu32, MEMSUFFIX)((uint32_t)T0);
|
|
env->reserve = (uint32_t)T0;
|
|
}
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_lwarx_64, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
T1 = glue(ldu32, MEMSUFFIX)((uint64_t)T0);
|
|
env->reserve = (uint64_t)T0;
|
|
}
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_ldarx, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
T1 = glue(ldu64, MEMSUFFIX)((uint32_t)T0);
|
|
env->reserve = (uint32_t)T0;
|
|
}
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_ldarx_64, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
T1 = glue(ldu64, MEMSUFFIX)((uint64_t)T0);
|
|
env->reserve = (uint64_t)T0;
|
|
}
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
void OPPROTO glue(op_lwarx_le, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
T1 = glue(ldu32r, MEMSUFFIX)((uint32_t)T0);
|
|
env->reserve = (uint32_t)T0;
|
|
}
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_lwarx_le_64, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
T1 = glue(ldu32r, MEMSUFFIX)((uint64_t)T0);
|
|
env->reserve = (uint64_t)T0;
|
|
}
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_ldarx_le, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
T1 = glue(ldu64r, MEMSUFFIX)((uint32_t)T0);
|
|
env->reserve = (uint32_t)T0;
|
|
}
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_ldarx_le_64, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
T1 = glue(ldu64r, MEMSUFFIX)((uint64_t)T0);
|
|
env->reserve = (uint64_t)T0;
|
|
}
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
/* Store with reservation */
|
|
void OPPROTO glue(op_stwcx, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
if (unlikely(env->reserve != (uint32_t)T0)) {
|
|
env->crf[0] = xer_so;
|
|
} else {
|
|
glue(st32, MEMSUFFIX)((uint32_t)T0, T1);
|
|
env->crf[0] = xer_so | 0x02;
|
|
}
|
|
}
|
|
env->reserve = (target_ulong)-1ULL;
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_stwcx_64, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
if (unlikely(env->reserve != (uint64_t)T0)) {
|
|
env->crf[0] = xer_so;
|
|
} else {
|
|
glue(st32, MEMSUFFIX)((uint64_t)T0, T1);
|
|
env->crf[0] = xer_so | 0x02;
|
|
}
|
|
}
|
|
env->reserve = (target_ulong)-1ULL;
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_stdcx, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
if (unlikely(env->reserve != (uint32_t)T0)) {
|
|
env->crf[0] = xer_so;
|
|
} else {
|
|
glue(st64, MEMSUFFIX)((uint32_t)T0, T1);
|
|
env->crf[0] = xer_so | 0x02;
|
|
}
|
|
}
|
|
env->reserve = (target_ulong)-1ULL;
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_stdcx_64, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
if (unlikely(env->reserve != (uint64_t)T0)) {
|
|
env->crf[0] = xer_so;
|
|
} else {
|
|
glue(st64, MEMSUFFIX)((uint64_t)T0, T1);
|
|
env->crf[0] = xer_so | 0x02;
|
|
}
|
|
}
|
|
env->reserve = (target_ulong)-1ULL;
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
void OPPROTO glue(op_stwcx_le, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
if (unlikely(env->reserve != (uint32_t)T0)) {
|
|
env->crf[0] = xer_so;
|
|
} else {
|
|
glue(st32r, MEMSUFFIX)((uint32_t)T0, T1);
|
|
env->crf[0] = xer_so | 0x02;
|
|
}
|
|
}
|
|
env->reserve = (target_ulong)-1ULL;
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_stwcx_le_64, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
if (unlikely(env->reserve != (uint64_t)T0)) {
|
|
env->crf[0] = xer_so;
|
|
} else {
|
|
glue(st32r, MEMSUFFIX)((uint64_t)T0, T1);
|
|
env->crf[0] = xer_so | 0x02;
|
|
}
|
|
}
|
|
env->reserve = (target_ulong)-1ULL;
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_stdcx_le, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
if (unlikely(env->reserve != (uint32_t)T0)) {
|
|
env->crf[0] = xer_so;
|
|
} else {
|
|
glue(st64r, MEMSUFFIX)((uint32_t)T0, T1);
|
|
env->crf[0] = xer_so | 0x02;
|
|
}
|
|
}
|
|
env->reserve = (target_ulong)-1ULL;
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_stdcx_le_64, MEMSUFFIX) (void)
|
|
{
|
|
if (unlikely(T0 & 0x03)) {
|
|
raise_exception(env, POWERPC_EXCP_ALIGN);
|
|
} else {
|
|
if (unlikely(env->reserve != (uint64_t)T0)) {
|
|
env->crf[0] = xer_so;
|
|
} else {
|
|
glue(st64r, MEMSUFFIX)((uint64_t)T0, T1);
|
|
env->crf[0] = xer_so | 0x02;
|
|
}
|
|
}
|
|
env->reserve = (target_ulong)-1ULL;
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
void OPPROTO glue(op_dcbz_l32, MEMSUFFIX) (void)
|
|
{
|
|
T0 &= ~((uint32_t)31);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x00), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x04), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x08), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x0C), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x10), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x14), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x18), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x1C), 0);
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_dcbz_l64, MEMSUFFIX) (void)
|
|
{
|
|
T0 &= ~((uint32_t)63);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x00), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x04), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x08), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x0C), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x10), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x14), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x18), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x1C), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x20UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x24UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x28UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x2CUL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x30UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x34UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x38UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x3CUL), 0);
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_dcbz_l128, MEMSUFFIX) (void)
|
|
{
|
|
T0 &= ~((uint32_t)127);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x00), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x04), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x08), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x0C), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x10), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x14), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x18), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x1C), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x20UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x24UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x28UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x2CUL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x30UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x34UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x38UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x3CUL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x40UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x44UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x48UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x4CUL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x50UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x54UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x58UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x5CUL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x60UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x64UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x68UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x6CUL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x70UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x74UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x78UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint32_t)(T0 + 0x7CUL), 0);
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_dcbz, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_dcbz, MEMSUFFIX)();
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_dcbz_l32_64, MEMSUFFIX) (void)
|
|
{
|
|
T0 &= ~((uint64_t)31);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x00), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x04), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x08), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x0C), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x10), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x14), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x18), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x1C), 0);
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_dcbz_l64_64, MEMSUFFIX) (void)
|
|
{
|
|
T0 &= ~((uint64_t)63);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x00), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x04), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x08), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x0C), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x10), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x14), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x18), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x1C), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x20UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x24UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x28UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x2CUL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x30UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x34UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x38UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x3CUL), 0);
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_dcbz_l128_64, MEMSUFFIX) (void)
|
|
{
|
|
T0 &= ~((uint64_t)127);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x00), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x04), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x08), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x0C), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x10), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x14), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x18), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x1C), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x20UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x24UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x28UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x2CUL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x30UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x34UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x38UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x3CUL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x40UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x44UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x48UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x4CUL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x50UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x54UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x58UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x5CUL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x60UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x64UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x68UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x6CUL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x70UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x74UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x78UL), 0);
|
|
glue(st32, MEMSUFFIX)((uint64_t)(T0 + 0x7CUL), 0);
|
|
RETURN();
|
|
}
|
|
|
|
void OPPROTO glue(op_dcbz_64, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_dcbz_64, MEMSUFFIX)();
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
/* Instruction cache block invalidate */
|
|
void OPPROTO glue(op_icbi, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_icbi, MEMSUFFIX)();
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_icbi_64, MEMSUFFIX) (void)
|
|
{
|
|
glue(do_icbi_64, MEMSUFFIX)();
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
/* External access */
|
|
void OPPROTO glue(op_eciwx, MEMSUFFIX) (void)
|
|
{
|
|
T1 = glue(ldu32, MEMSUFFIX)((uint32_t)T0);
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_eciwx_64, MEMSUFFIX) (void)
|
|
{
|
|
T1 = glue(ldu32, MEMSUFFIX)((uint64_t)T0);
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
void OPPROTO glue(op_ecowx, MEMSUFFIX) (void)
|
|
{
|
|
glue(st32, MEMSUFFIX)((uint32_t)T0, T1);
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_ecowx_64, MEMSUFFIX) (void)
|
|
{
|
|
glue(st32, MEMSUFFIX)((uint64_t)T0, T1);
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
void OPPROTO glue(op_eciwx_le, MEMSUFFIX) (void)
|
|
{
|
|
T1 = glue(ldu32r, MEMSUFFIX)((uint32_t)T0);
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_eciwx_le_64, MEMSUFFIX) (void)
|
|
{
|
|
T1 = glue(ldu32r, MEMSUFFIX)((uint64_t)T0);
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
void OPPROTO glue(op_ecowx_le, MEMSUFFIX) (void)
|
|
{
|
|
glue(st32r, MEMSUFFIX)((uint32_t)T0, T1);
|
|
RETURN();
|
|
}
|
|
|
|
#if defined(TARGET_PPC64)
|
|
void OPPROTO glue(op_ecowx_le_64, MEMSUFFIX) (void)
|
|
{
|
|
glue(st32r, MEMSUFFIX)((uint64_t)T0, T1);
|
|
RETURN();
|
|
}
|
|
#endif
|
|
|
|
/* XXX: those micro-ops need tests ! */
|
|
/* PowerPC 601 specific instructions (POWER bridge) */
|
|
void OPPROTO glue(op_POWER_lscbx, MEMSUFFIX) (void)
|
|
{
|
|
/* When byte count is 0, do nothing */
|
|
if (likely(T1 != 0)) {
|
|
glue(do_POWER_lscbx, MEMSUFFIX)(PARAM1, PARAM2, PARAM3);
|
|
}
|
|
RETURN();
|
|
}
|
|
|
|
#undef MEMSUFFIX
|