45183ccd72
Add target state header, target definitions and initialization routines Signed-off-by: Taylor Simpson <tsimpson@quicinc.com> Message-Id: <1612763186-18161-5-git-send-email-tsimpson@quicinc.com> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
160 lines
4.4 KiB
C
160 lines
4.4 KiB
C
/*
|
|
* Copyright(c) 2019-2021 Qualcomm Innovation Center, Inc. All Rights Reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
|
|
#ifndef HEXAGON_CPU_H
|
|
#define HEXAGON_CPU_H
|
|
|
|
/* Forward declaration needed by some of the header files */
|
|
typedef struct CPUHexagonState CPUHexagonState;
|
|
|
|
#include "fpu/softfloat-types.h"
|
|
|
|
#include "qemu-common.h"
|
|
#include "exec/cpu-defs.h"
|
|
#include "hex_regs.h"
|
|
|
|
#define NUM_PREGS 4
|
|
#define TOTAL_PER_THREAD_REGS 64
|
|
|
|
#define SLOTS_MAX 4
|
|
#define STORES_MAX 2
|
|
#define REG_WRITES_MAX 32
|
|
#define PRED_WRITES_MAX 5 /* 4 insns + endloop */
|
|
|
|
#define TYPE_HEXAGON_CPU "hexagon-cpu"
|
|
|
|
#define HEXAGON_CPU_TYPE_SUFFIX "-" TYPE_HEXAGON_CPU
|
|
#define HEXAGON_CPU_TYPE_NAME(name) (name HEXAGON_CPU_TYPE_SUFFIX)
|
|
#define CPU_RESOLVING_TYPE TYPE_HEXAGON_CPU
|
|
|
|
#define TYPE_HEXAGON_CPU_V67 HEXAGON_CPU_TYPE_NAME("v67")
|
|
|
|
#define MMU_USER_IDX 0
|
|
|
|
typedef struct {
|
|
target_ulong va;
|
|
uint8_t width;
|
|
uint32_t data32;
|
|
uint64_t data64;
|
|
} MemLog;
|
|
|
|
#define EXEC_STATUS_OK 0x0000
|
|
#define EXEC_STATUS_STOP 0x0002
|
|
#define EXEC_STATUS_REPLAY 0x0010
|
|
#define EXEC_STATUS_LOCKED 0x0020
|
|
#define EXEC_STATUS_EXCEPTION 0x0100
|
|
|
|
|
|
#define EXCEPTION_DETECTED (env->status & EXEC_STATUS_EXCEPTION)
|
|
#define REPLAY_DETECTED (env->status & EXEC_STATUS_REPLAY)
|
|
#define CLEAR_EXCEPTION (env->status &= (~EXEC_STATUS_EXCEPTION))
|
|
#define SET_EXCEPTION (env->status |= EXEC_STATUS_EXCEPTION)
|
|
|
|
struct CPUHexagonState {
|
|
target_ulong gpr[TOTAL_PER_THREAD_REGS];
|
|
target_ulong pred[NUM_PREGS];
|
|
target_ulong branch_taken;
|
|
target_ulong next_PC;
|
|
|
|
/* For comparing with LLDB on target - see adjust_stack_ptrs function */
|
|
target_ulong last_pc_dumped;
|
|
target_ulong stack_start;
|
|
|
|
uint8_t slot_cancelled;
|
|
target_ulong new_value[TOTAL_PER_THREAD_REGS];
|
|
|
|
/*
|
|
* Only used when HEX_DEBUG is on, but unconditionally included
|
|
* to reduce recompile time when turning HEX_DEBUG on/off.
|
|
*/
|
|
target_ulong this_PC;
|
|
target_ulong reg_written[TOTAL_PER_THREAD_REGS];
|
|
|
|
target_ulong new_pred_value[NUM_PREGS];
|
|
target_ulong pred_written;
|
|
|
|
MemLog mem_log_stores[STORES_MAX];
|
|
target_ulong pkt_has_store_s1;
|
|
target_ulong dczero_addr;
|
|
|
|
float_status fp_status;
|
|
|
|
target_ulong llsc_addr;
|
|
target_ulong llsc_val;
|
|
uint64_t llsc_val_i64;
|
|
|
|
target_ulong is_gather_store_insn;
|
|
target_ulong gather_issued;
|
|
};
|
|
|
|
#define HEXAGON_CPU_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(HexagonCPUClass, (klass), TYPE_HEXAGON_CPU)
|
|
#define HEXAGON_CPU(obj) \
|
|
OBJECT_CHECK(HexagonCPU, (obj), TYPE_HEXAGON_CPU)
|
|
#define HEXAGON_CPU_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(HexagonCPUClass, (obj), TYPE_HEXAGON_CPU)
|
|
|
|
typedef struct HexagonCPUClass {
|
|
/*< private >*/
|
|
CPUClass parent_class;
|
|
/*< public >*/
|
|
DeviceRealize parent_realize;
|
|
DeviceReset parent_reset;
|
|
} HexagonCPUClass;
|
|
|
|
typedef struct HexagonCPU {
|
|
/*< private >*/
|
|
CPUState parent_obj;
|
|
/*< public >*/
|
|
CPUNegativeOffsetState neg;
|
|
CPUHexagonState env;
|
|
|
|
bool lldb_compat;
|
|
target_ulong lldb_stack_adjust;
|
|
} HexagonCPU;
|
|
|
|
static inline HexagonCPU *hexagon_env_get_cpu(CPUHexagonState *env)
|
|
{
|
|
return container_of(env, HexagonCPU, env);
|
|
}
|
|
|
|
#include "cpu_bits.h"
|
|
|
|
#define cpu_signal_handler cpu_hexagon_signal_handler
|
|
int cpu_hexagon_signal_handler(int host_signum, void *pinfo, void *puc);
|
|
|
|
static inline void cpu_get_tb_cpu_state(CPUHexagonState *env, target_ulong *pc,
|
|
target_ulong *cs_base, uint32_t *flags)
|
|
{
|
|
*pc = env->gpr[HEX_REG_PC];
|
|
*cs_base = 0;
|
|
#ifdef CONFIG_USER_ONLY
|
|
*flags = 0;
|
|
#else
|
|
#error System mode not supported on Hexagon yet
|
|
#endif
|
|
}
|
|
|
|
typedef struct CPUHexagonState CPUArchState;
|
|
typedef HexagonCPU ArchCPU;
|
|
|
|
void hexagon_translate_init(void);
|
|
|
|
#include "exec/cpu-all.h"
|
|
|
|
#endif /* HEXAGON_CPU_H */
|