da116a8aab
The Memory Access Layer (MAL) controller is currently modeled as a DCR device with 4 IRQs. Also drop the ppc4xx_mal_init() helper and adapt the sam460ex machine. Reviewed-by: Daniel Henrique Barboza <danielhb413@gmail.com> Signed-off-by: Cédric Le Goater <clg@kaod.org> [balaton: ppc4xx_dcr_register changes, add finalize method] Signed-off-by: BALATON Zoltan <balaton@eik.bme.hu> Message-Id: <d54a243dff94d95ba30dbcc09c27700a90ade932.1660746880.git.balaton@eik.bme.hu> Signed-off-by: Daniel Henrique Barboza <danielhb413@gmail.com>
87 lines
2.8 KiB
C
87 lines
2.8 KiB
C
/*
|
|
* QEMU PowerPC 4xx emulation shared definitions
|
|
*
|
|
* Copyright (c) 2007 Jocelyn Mayer
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
* in the Software without restriction, including without limitation the rights
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
* furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
* THE SOFTWARE.
|
|
*/
|
|
|
|
#ifndef PPC4XX_H
|
|
#define PPC4XX_H
|
|
|
|
#include "hw/ppc/ppc.h"
|
|
#include "exec/memory.h"
|
|
#include "hw/sysbus.h"
|
|
|
|
void ppc4xx_sdram_banks(MemoryRegion *ram, int nr_banks,
|
|
MemoryRegion ram_memories[],
|
|
hwaddr ram_bases[], hwaddr ram_sizes[],
|
|
const ram_addr_t sdram_bank_sizes[]);
|
|
|
|
void ppc4xx_sdram_init (CPUPPCState *env, qemu_irq irq, int nbanks,
|
|
MemoryRegion ram_memories[],
|
|
hwaddr *ram_bases,
|
|
hwaddr *ram_sizes,
|
|
int do_init);
|
|
|
|
#define TYPE_PPC4xx_PCI_HOST_BRIDGE "ppc4xx-pcihost"
|
|
|
|
/*
|
|
* Generic DCR device
|
|
*/
|
|
#define TYPE_PPC4xx_DCR_DEVICE "ppc4xx-dcr-device"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(Ppc4xxDcrDeviceState, PPC4xx_DCR_DEVICE);
|
|
struct Ppc4xxDcrDeviceState {
|
|
SysBusDevice parent_obj;
|
|
|
|
PowerPCCPU *cpu;
|
|
};
|
|
|
|
void ppc4xx_dcr_register(Ppc4xxDcrDeviceState *dev, int dcrn, void *opaque,
|
|
dcr_read_cb dcr_read, dcr_write_cb dcr_write);
|
|
bool ppc4xx_dcr_realize(Ppc4xxDcrDeviceState *dev, PowerPCCPU *cpu,
|
|
Error **errp);
|
|
|
|
/* Memory Access Layer (MAL) */
|
|
#define TYPE_PPC4xx_MAL "ppc4xx-mal"
|
|
OBJECT_DECLARE_SIMPLE_TYPE(Ppc4xxMalState, PPC4xx_MAL);
|
|
struct Ppc4xxMalState {
|
|
Ppc4xxDcrDeviceState parent_obj;
|
|
|
|
qemu_irq irqs[4];
|
|
uint32_t cfg;
|
|
uint32_t esr;
|
|
uint32_t ier;
|
|
uint32_t txcasr;
|
|
uint32_t txcarr;
|
|
uint32_t txeobisr;
|
|
uint32_t txdeir;
|
|
uint32_t rxcasr;
|
|
uint32_t rxcarr;
|
|
uint32_t rxeobisr;
|
|
uint32_t rxdeir;
|
|
uint32_t *txctpr;
|
|
uint32_t *rxctpr;
|
|
uint32_t *rcbs;
|
|
uint8_t txcnum;
|
|
uint8_t rxcnum;
|
|
};
|
|
|
|
#endif /* PPC4XX_H */
|