10c21b5c20
ppc hypervisors have delivered system reset and machine check exception interrupts to guests in some situations (e.g., see FWNMI feature of LoPAPR, or NMI injection in QEMU). These exceptions are architected to set the HV bit in hardware, however when injected into a guest, the HV bit should be cleared. Current code masks off the HV bit before setting the new MSR, however this happens after the interrupt delivery model has calculated delivery mode for the exception. This can result in the guest's MSR LE bit being lost. Account for this in the exception handler and don't set HV bit for guest delivery. Also add another sanity check to ensure similar bugs get caught. Signed-off-by: Nicholas Piggin <npiggin@gmail.com> Signed-off-by: David Gibson <david@gibson.dropbear.id.au> |
||
|---|---|---|
| .. | ||
| translate | ||
| arch_dump.c | ||
| cpu-models.c | ||
| cpu-models.h | ||
| cpu-qom.h | ||
| cpu.h | ||
| dfp_helper.c | ||
| excp_helper.c | ||
| fpu_helper.c | ||
| gdbstub.c | ||
| helper_regs.h | ||
| helper.h | ||
| int_helper.c | ||
| kvm_ppc.h | ||
| kvm-stub.c | ||
| kvm.c | ||
| machine.c | ||
| Makefile.objs | ||
| mem_helper.c | ||
| mfrom_table_gen.c | ||
| mfrom_table.c | ||
| misc_helper.c | ||
| mmu_helper.c | ||
| mmu-hash32.c | ||
| mmu-hash32.h | ||
| mmu-hash64.c | ||
| mmu-hash64.h | ||
| monitor.c | ||
| STATUS | ||
| timebase_helper.c | ||
| trace-events | ||
| translate_init.c | ||
| translate.c | ||
| user_only_helper.c | ||