Qi, Yadong
e48929c787
intel_iommu: TM field should not be in reserved bits ...
When dt is supported, TM field should not be Reserved(0).
Refer to VT-d Spec 9.8
Signed-off-by: Zhang, Qi <qi1.zhang@intel.com>
Signed-off-by: Qi, Yadong <yadong.qi@intel.com>
Message-Id: <20191125003321.5669-3-yadong.qi@intel.com>
Reviewed-by: Peter Xu <peterx@redhat.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
2019-11-25 03:42:58 -05:00
2019-10-10 11:36:23 +02:00
2019-11-05 23:33:12 +01:00
2019-10-24 20:13:10 +02:00
2019-11-11 13:44:16 +00:00
2019-11-19 14:45:58 +01:00
2019-10-25 07:46:22 -04:00
2019-11-12 10:34:23 +01:00
2019-11-21 07:12:28 +01:00
2019-10-24 17:16:29 +01:00
2019-10-24 17:16:27 +01:00
2019-10-24 20:13:10 +02:00
2019-10-15 18:09:04 +01:00
2019-11-25 03:42:58 -05:00
2019-10-31 11:47:29 -04:00
2019-11-25 03:19:36 -05:00
2019-11-18 11:09:06 +00:00
2019-11-05 23:33:12 +01:00
2019-11-05 18:52:29 +01:00
2019-10-22 09:38:42 +02:00
2019-10-04 18:49:16 +02:00
2019-11-19 14:46:01 +01:00
2019-11-18 11:09:06 +00:00
2019-11-19 13:20:27 +00:00
2019-10-28 19:06:47 +01:00
2019-11-05 20:17:11 +00:00
2019-11-05 04:04:21 -05:00
2019-11-05 23:33:12 +01:00
2019-11-18 11:50:33 +01:00
2019-11-06 12:49:04 +02:00
2019-11-14 09:53:28 -08:00
2019-11-19 16:31:27 +00:00
2019-10-09 12:49:01 +02:00
2019-11-19 10:01:34 +01:00
2019-10-22 17:44:00 +01:00
2019-10-24 20:20:45 +02:00
2019-10-24 20:23:15 +02:00
2019-11-19 13:20:27 +00:00
2019-11-05 23:33:12 +01:00
2019-11-06 13:26:04 +01:00
2019-11-19 10:01:33 +01:00
2019-11-06 06:35:00 -05:00
2019-10-15 18:09:04 +01:00
2019-09-24 12:21:29 +01:00
2019-10-18 20:38:10 -07:00
2019-10-29 16:27:48 +00:00
2019-10-29 16:27:48 +00:00
e48929c787