LIU Zhiwei e4b83d5c09 target/riscv: vector register gather instruction ...

Signed-off-by: LIU Zhiwei <zhiwei_liu@c-sky.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20200701152549.1218-60-zhiwei_liu@c-sky.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>

2020-07-02 09:19:33 -07:00

..

insn_trans

target/riscv: vector register gather instruction

2020-07-02 09:19:33 -07:00

cpu_bits.h

target/riscv: support vector extension csr

2020-07-02 09:19:32 -07:00

cpu_helper.c

…

cpu_user.h

…

cpu-param.h

…

cpu.c

…

cpu.h

target/riscv: add vector configure instruction

2020-07-02 09:19:32 -07:00

csr.c

target/riscv: support vector extension csr

2020-07-02 09:19:32 -07:00

fpu_helper.c

target/riscv: vector floating-point classify instructions

2020-07-02 09:19:33 -07:00

gdbstub.c

…

helper.h

target/riscv: vector register gather instruction

2020-07-02 09:19:33 -07:00

insn16-32.decode

…

insn16-64.decode

…

insn16.decode

…

insn32-64.decode

target/riscv: add vector amo operations

2020-07-02 09:19:33 -07:00

insn32.decode

target/riscv: vector register gather instruction

2020-07-02 09:19:33 -07:00

instmap.h

…

internals.h

target/riscv: integer scalar move instruction

2020-07-02 09:19:33 -07:00

Makefile.objs

target/riscv: add vector configure instruction

2020-07-02 09:19:32 -07:00

monitor.c

…

op_helper.c

…

pmp.c

…

pmp.h

…

trace-events

…

translate.c

target/riscv: add vector stride load and store instructions

2020-07-02 09:19:32 -07:00

vector_helper.c

target/riscv: vector register gather instruction

2020-07-02 09:19:33 -07:00