Jeff Kubascik ef1255212a arm/gicv3: update virtual irq state after IAR register read
The IAR0/IAR1 register is used to acknowledge an interrupt - a read of the
register activates the highest priority pending interrupt and provides its
interrupt ID. Activating an interrupt can change the CPU's virtual interrupt
state - this change makes sure the virtual irq state is updated.

Signed-off-by: Jeff Kubascik <jeff.kubascik@dornerworks.com>
Reviewed-by: Philippe Mathieu-Daudé <philmd@redhat.com>
Message-id: 20200113154607.97032-1-jeff.kubascik@dornerworks.com
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2020-01-17 14:27:16 +00:00
..
2020-01-17 14:27:16 +00:00
2020-01-10 17:16:49 +00:00
2019-12-17 09:01:14 +01:00
2020-01-10 17:16:49 +00:00
2020-01-07 17:24:29 +04:00
2019-12-17 19:33:52 +01:00
2020-01-07 17:24:29 +04:00
2020-01-10 17:16:49 +00:00
2019-12-17 19:33:51 +01:00
2020-01-10 17:16:49 +00:00
2020-01-17 14:27:16 +00:00
2020-01-10 17:16:49 +00:00
2020-01-10 17:16:49 +00:00
2020-01-10 17:16:49 +00:00
2020-01-10 17:16:49 +00:00
2019-12-17 09:01:14 +01:00
2019-12-17 09:01:14 +01:00