3502dc824a
Our current fence implementation ignores fences for the user-only configurations. This is incorrect but unlikely to manifest: it requires multi-threaded user-only code that takes advantage of the weakness in the host's memory model and can be inlined by TCG. This patch simply treats fences the same way for all our emulators. I've given it to testing as I don't want to construct a test that would actually trigger the failure. Our fence implementation has an additional deficiency where we map all RISC-V fences to full fences. Now that we have a formal memory model for RISC-V we can start to take advantage of the strength bits on our fence instructions. This requires a bit more though, so I'm going to split it out because the implementation is still correct without taking advantage of these weaker fences. Thanks to Richard Henderson for pointing out both of the issues. Signed-off-by: Palmer Dabbelt <palmer@sifive.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> |
||
|---|---|---|
| .. | ||
| cpu_bits.h | ||
| cpu_helper.c | ||
| cpu_user.h | ||
| cpu.c | ||
| cpu.h | ||
| fpu_helper.c | ||
| gdbstub.c | ||
| helper.h | ||
| instmap.h | ||
| Makefile.objs | ||
| op_helper.c | ||
| pmp.c | ||
| pmp.h | ||
| translate.c | ||