a8d2532645
No header includes qemu-common.h after this commit, as prescribed by qemu-common.h's file comment. Signed-off-by: Markus Armbruster <armbru@redhat.com> Message-Id: <20190523143508.25387-5-armbru@redhat.com> [Rebased with conflicts resolved automatically, except for include/hw/arm/xlnx-zynqmp.h hw/arm/nrf51_soc.c hw/arm/msf2-soc.c block/qcow2-refcount.c block/qcow2-cluster.c block/qcow2-cache.c target/arm/cpu.h target/lm32/cpu.h target/m68k/cpu.h target/mips/cpu.h target/moxie/cpu.h target/nios2/cpu.h target/openrisc/cpu.h target/riscv/cpu.h target/tilegx/cpu.h target/tricore/cpu.h target/unicore32/cpu.h target/xtensa/cpu.h; bsd-user/main.c and net/tap-bsd.c fixed up]
162 lines
4.3 KiB
C
162 lines
4.3 KiB
C
/*
|
|
*
|
|
* Copyright (c) 2015 Linaro Limited
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2 or later, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*
|
|
* Emulate a virtual board which works by passing Linux all the information
|
|
* it needs about what devices are present via the device tree.
|
|
* There are some restrictions about what we can do here:
|
|
* + we can only present devices whose Linux drivers will work based
|
|
* purely on the device tree with no platform data at all
|
|
* + we want to present a very stripped-down minimalist platform,
|
|
* both because this reduces the security attack surface from the guest
|
|
* and also because it reduces our exposure to being broken when
|
|
* the kernel updates its device tree bindings and requires further
|
|
* information in a device binding that we aren't providing.
|
|
* This is essentially the same approach kvmtool uses.
|
|
*/
|
|
|
|
#ifndef QEMU_ARM_VIRT_H
|
|
#define QEMU_ARM_VIRT_H
|
|
|
|
#include "exec/hwaddr.h"
|
|
#include "qemu/notify.h"
|
|
#include "hw/boards.h"
|
|
#include "hw/arm/boot.h"
|
|
#include "hw/block/flash.h"
|
|
#include "sysemu/kvm.h"
|
|
#include "hw/intc/arm_gicv3_common.h"
|
|
|
|
#define NUM_GICV2M_SPIS 64
|
|
#define NUM_VIRTIO_TRANSPORTS 32
|
|
#define NUM_SMMU_IRQS 4
|
|
|
|
#define ARCH_GIC_MAINT_IRQ 9
|
|
|
|
#define ARCH_TIMER_VIRT_IRQ 11
|
|
#define ARCH_TIMER_S_EL1_IRQ 13
|
|
#define ARCH_TIMER_NS_EL1_IRQ 14
|
|
#define ARCH_TIMER_NS_EL2_IRQ 10
|
|
|
|
#define VIRTUAL_PMU_IRQ 7
|
|
|
|
#define PPI(irq) ((irq) + 16)
|
|
|
|
enum {
|
|
VIRT_FLASH,
|
|
VIRT_MEM,
|
|
VIRT_CPUPERIPHS,
|
|
VIRT_GIC_DIST,
|
|
VIRT_GIC_CPU,
|
|
VIRT_GIC_V2M,
|
|
VIRT_GIC_HYP,
|
|
VIRT_GIC_VCPU,
|
|
VIRT_GIC_ITS,
|
|
VIRT_GIC_REDIST,
|
|
VIRT_SMMU,
|
|
VIRT_UART,
|
|
VIRT_MMIO,
|
|
VIRT_RTC,
|
|
VIRT_FW_CFG,
|
|
VIRT_PCIE,
|
|
VIRT_PCIE_MMIO,
|
|
VIRT_PCIE_PIO,
|
|
VIRT_PCIE_ECAM,
|
|
VIRT_PLATFORM_BUS,
|
|
VIRT_GPIO,
|
|
VIRT_SECURE_UART,
|
|
VIRT_SECURE_MEM,
|
|
VIRT_LOWMEMMAP_LAST,
|
|
};
|
|
|
|
/* indices of IO regions located after the RAM */
|
|
enum {
|
|
VIRT_HIGH_GIC_REDIST2 = VIRT_LOWMEMMAP_LAST,
|
|
VIRT_HIGH_PCIE_ECAM,
|
|
VIRT_HIGH_PCIE_MMIO,
|
|
};
|
|
|
|
typedef enum VirtIOMMUType {
|
|
VIRT_IOMMU_NONE,
|
|
VIRT_IOMMU_SMMUV3,
|
|
VIRT_IOMMU_VIRTIO,
|
|
} VirtIOMMUType;
|
|
|
|
typedef struct MemMapEntry {
|
|
hwaddr base;
|
|
hwaddr size;
|
|
} MemMapEntry;
|
|
|
|
typedef struct {
|
|
MachineClass parent;
|
|
bool disallow_affinity_adjustment;
|
|
bool no_its;
|
|
bool no_pmu;
|
|
bool claim_edge_triggered_timers;
|
|
bool smbios_old_sys_ver;
|
|
bool no_highmem_ecam;
|
|
} VirtMachineClass;
|
|
|
|
typedef struct {
|
|
MachineState parent;
|
|
Notifier machine_done;
|
|
DeviceState *platform_bus_dev;
|
|
FWCfgState *fw_cfg;
|
|
PFlashCFI01 *flash[2];
|
|
bool secure;
|
|
bool highmem;
|
|
bool highmem_ecam;
|
|
bool its;
|
|
bool virt;
|
|
int32_t gic_version;
|
|
VirtIOMMUType iommu;
|
|
struct arm_boot_info bootinfo;
|
|
MemMapEntry *memmap;
|
|
const int *irqmap;
|
|
int smp_cpus;
|
|
void *fdt;
|
|
int fdt_size;
|
|
uint32_t clock_phandle;
|
|
uint32_t gic_phandle;
|
|
uint32_t msi_phandle;
|
|
uint32_t iommu_phandle;
|
|
int psci_conduit;
|
|
hwaddr highest_gpa;
|
|
} VirtMachineState;
|
|
|
|
#define VIRT_ECAM_ID(high) (high ? VIRT_HIGH_PCIE_ECAM : VIRT_PCIE_ECAM)
|
|
|
|
#define TYPE_VIRT_MACHINE MACHINE_TYPE_NAME("virt")
|
|
#define VIRT_MACHINE(obj) \
|
|
OBJECT_CHECK(VirtMachineState, (obj), TYPE_VIRT_MACHINE)
|
|
#define VIRT_MACHINE_GET_CLASS(obj) \
|
|
OBJECT_GET_CLASS(VirtMachineClass, obj, TYPE_VIRT_MACHINE)
|
|
#define VIRT_MACHINE_CLASS(klass) \
|
|
OBJECT_CLASS_CHECK(VirtMachineClass, klass, TYPE_VIRT_MACHINE)
|
|
|
|
void virt_acpi_setup(VirtMachineState *vms);
|
|
|
|
/* Return the number of used redistributor regions */
|
|
static inline int virt_gicv3_redist_region_count(VirtMachineState *vms)
|
|
{
|
|
uint32_t redist0_capacity =
|
|
vms->memmap[VIRT_GIC_REDIST].size / GICV3_REDIST_SIZE;
|
|
|
|
assert(vms->gic_version == 3);
|
|
|
|
return vms->smp_cpus > redist0_capacity ? 2 : 1;
|
|
}
|
|
|
|
#endif /* QEMU_ARM_VIRT_H */
|