Nathan Rossi f663faac3e net: xilinx_axienet.c: Add phy soft reset bit clearing
Clear the BMCR Reset when writing to registers.

Signed-off-by: Nathan Rossi <nathan.rossi@xilinx.com>
[ PC:
 * Trivial style fixes to commit message
]
Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Reviewed-by: Beniamino Galvani <b.galvani@gmail.com>
Reviewed-by: Edgar E. Iglesias <edgar.iglesias@gmail.com>
Signed-off-by: Stefan Hajnoczi <stefanha@redhat.com>
2014-04-25 13:40:10 +02:00
..
2014-03-15 13:54:18 +04:00
2014-01-27 15:44:06 +01:00
2013-07-29 21:07:02 +02:00
2013-11-05 19:57:46 -08:00
2013-10-31 16:58:32 +01:00
2014-04-25 13:40:03 +02:00
2013-11-15 13:25:39 +01:00
2013-07-29 21:07:00 +02:00